Patterning of narrow porous SiOCH trenches using a TiN hard mask

For the next technological generations of integrated circuits, the traditional challenges faced by etch plasmas (profile control, selectivity, critical dimensions, uniformity, defects, …) become more and more difficult, intensified by the use of new materials, the limitations of lithography, and the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Microelectronic engineering 2008-11, Vol.85 (11), p.2226-2235
Hauptverfasser: Darnon, M., Chevolleau, T., Eon, D., Bouyssou, R., Pelissier, B., Vallier, L., Joubert, O., Posseme, N., David, T., Bailly, F., Torres, J.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2235
container_issue 11
container_start_page 2226
container_title Microelectronic engineering
container_volume 85
creator Darnon, M.
Chevolleau, T.
Eon, D.
Bouyssou, R.
Pelissier, B.
Vallier, L.
Joubert, O.
Posseme, N.
David, T.
Bailly, F.
Torres, J.
description For the next technological generations of integrated circuits, the traditional challenges faced by etch plasmas (profile control, selectivity, critical dimensions, uniformity, defects, …) become more and more difficult, intensified by the use of new materials, the limitations of lithography, and the recent introduction of new device structures and integration schemes. Particularly in the field of the interconnect fabrication, where dual-damascene patterning is performed by etching trenches and vias in porous low-k dielectrics, the main challenges are in controlling the profile of the etched structures, minimizing plasma-induced damage, and controlling the impact of various types of etch stops and hard mask materials. Metallic hard masks can help thanks to their high selectivity toward low-k materials, and by avoiding low-k exposure to potentially degrading ashing plasmas. In this paper, we will present some key issues related to the patterning of narrow porous SiOCH trenches with a metallic (TiN) hard mask. Narrow trenches (down to 40 nm width) can be opened into TiN with a critical dimensions bias (around 10 nm) attributed to carbon and silicon containing deposits on the photoresist and TiN sidewalls during the etching. Porous SiOCH etching using a TiN hard mask instead of the conventional SiO 2 hard mask may lead to severe profile distortions, attributed to TiF x compounds which settle on the trenches sidewalls. A chuck temperature of 60 °C and fluorine-rich plasmas are required to minimize those distortions. An etching process leading to almost straight porous SiOCH profiles presenting a slight bow has been developed. However a wiggling phenomenon has been evidenced for the etching of narrow and deep trenches. This phenomenon is attributed to the highly compressive residual stress in the TiN hard mask, which is released when the dielectric is not mechanically strong enough to withstand it.
doi_str_mv 10.1016/j.mee.2008.06.025
format Article
fullrecord <record><control><sourceid>proquest_hal_p</sourceid><recordid>TN_cdi_hal_primary_oai_HAL_hal_00387506v1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0167931708003195</els_id><sourcerecordid>36061696</sourcerecordid><originalsourceid>FETCH-LOGICAL-c501t-7d8309292e5961c156138a0b4e41dcfc60e8fabc221c476b7f92521ea1b003d93</originalsourceid><addsrcrecordid>eNp9kE1v2zAMhoWhA5Z-_IDddFmBHeySsiXL2KVF0DUFgmbAsrOgyPSizLEzyenQfz8ZKXrsiSDx8CX4MPYZIUdAdbPL90S5ANA5qByE_MBmqKsik1LpMzZLTJXVBVaf2HmMO0h9CXrGbn_YcaTQ-_43H1re2xCGf_wwhOEY-U-_mi_4GKh3W4r8GCfK8rV_4lsbGr638c8l-9jaLtLVa71gv77fr-eLbLl6eJzfLTMnAcesanQBtagFyVqhQ6mw0BY2JZXYuNYpIN3ajRMCXVmpTdXWQgokixuAoqmLC_b1lLu1nTkEv7fhxQzWm8Xd0kyzhOlKgnrGxF6f2EMY_h4pjmbvo6Ousz2lv0yhQKGqVQLxBLowxBiofUtGMJNXszPJq5m8GlAmeU07X17DbXS2a4PtnY9viwJ0Ucp64r6dOEpWnj0FE51PJqnxgdxomsG_c-U_FSmKkg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>36061696</pqid></control><display><type>article</type><title>Patterning of narrow porous SiOCH trenches using a TiN hard mask</title><source>Elsevier ScienceDirect Journals</source><creator>Darnon, M. ; Chevolleau, T. ; Eon, D. ; Bouyssou, R. ; Pelissier, B. ; Vallier, L. ; Joubert, O. ; Posseme, N. ; David, T. ; Bailly, F. ; Torres, J.</creator><creatorcontrib>Darnon, M. ; Chevolleau, T. ; Eon, D. ; Bouyssou, R. ; Pelissier, B. ; Vallier, L. ; Joubert, O. ; Posseme, N. ; David, T. ; Bailly, F. ; Torres, J.</creatorcontrib><description>For the next technological generations of integrated circuits, the traditional challenges faced by etch plasmas (profile control, selectivity, critical dimensions, uniformity, defects, …) become more and more difficult, intensified by the use of new materials, the limitations of lithography, and the recent introduction of new device structures and integration schemes. Particularly in the field of the interconnect fabrication, where dual-damascene patterning is performed by etching trenches and vias in porous low-k dielectrics, the main challenges are in controlling the profile of the etched structures, minimizing plasma-induced damage, and controlling the impact of various types of etch stops and hard mask materials. Metallic hard masks can help thanks to their high selectivity toward low-k materials, and by avoiding low-k exposure to potentially degrading ashing plasmas. In this paper, we will present some key issues related to the patterning of narrow porous SiOCH trenches with a metallic (TiN) hard mask. Narrow trenches (down to 40 nm width) can be opened into TiN with a critical dimensions bias (around 10 nm) attributed to carbon and silicon containing deposits on the photoresist and TiN sidewalls during the etching. Porous SiOCH etching using a TiN hard mask instead of the conventional SiO 2 hard mask may lead to severe profile distortions, attributed to TiF x compounds which settle on the trenches sidewalls. A chuck temperature of 60 °C and fluorine-rich plasmas are required to minimize those distortions. An etching process leading to almost straight porous SiOCH profiles presenting a slight bow has been developed. However a wiggling phenomenon has been evidenced for the etching of narrow and deep trenches. This phenomenon is attributed to the highly compressive residual stress in the TiN hard mask, which is released when the dielectric is not mechanically strong enough to withstand it.</description><identifier>ISSN: 0167-9317</identifier><identifier>EISSN: 1873-5568</identifier><identifier>DOI: 10.1016/j.mee.2008.06.025</identifier><identifier>CODEN: MIENEF</identifier><language>eng</language><publisher>Amsterdam: Elsevier B.V</publisher><subject>Applied sciences ; Design. Technologies. Operation analysis. Testing ; Electronics ; Engineering Sciences ; Exact sciences and technology ; Hard mask ; Integrated circuits ; Interconnects ; Low-k ; Microelectronic fabrication (materials and surfaces technology) ; Patterning ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; TiN</subject><ispartof>Microelectronic engineering, 2008-11, Vol.85 (11), p.2226-2235</ispartof><rights>2008 Elsevier B.V.</rights><rights>2008 INIST-CNRS</rights><rights>Attribution</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c501t-7d8309292e5961c156138a0b4e41dcfc60e8fabc221c476b7f92521ea1b003d93</citedby><cites>FETCH-LOGICAL-c501t-7d8309292e5961c156138a0b4e41dcfc60e8fabc221c476b7f92521ea1b003d93</cites><orcidid>0000-0002-6188-7157 ; 0000-0001-5874-0990</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://www.sciencedirect.com/science/article/pii/S0167931708003195$$EHTML$$P50$$Gelsevier$$H</linktohtml><link.rule.ids>230,314,776,780,881,3537,27901,27902,65306</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=20834595$$DView record in Pascal Francis$$Hfree_for_read</backlink><backlink>$$Uhttps://hal.science/hal-00387506$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Darnon, M.</creatorcontrib><creatorcontrib>Chevolleau, T.</creatorcontrib><creatorcontrib>Eon, D.</creatorcontrib><creatorcontrib>Bouyssou, R.</creatorcontrib><creatorcontrib>Pelissier, B.</creatorcontrib><creatorcontrib>Vallier, L.</creatorcontrib><creatorcontrib>Joubert, O.</creatorcontrib><creatorcontrib>Posseme, N.</creatorcontrib><creatorcontrib>David, T.</creatorcontrib><creatorcontrib>Bailly, F.</creatorcontrib><creatorcontrib>Torres, J.</creatorcontrib><title>Patterning of narrow porous SiOCH trenches using a TiN hard mask</title><title>Microelectronic engineering</title><description>For the next technological generations of integrated circuits, the traditional challenges faced by etch plasmas (profile control, selectivity, critical dimensions, uniformity, defects, …) become more and more difficult, intensified by the use of new materials, the limitations of lithography, and the recent introduction of new device structures and integration schemes. Particularly in the field of the interconnect fabrication, where dual-damascene patterning is performed by etching trenches and vias in porous low-k dielectrics, the main challenges are in controlling the profile of the etched structures, minimizing plasma-induced damage, and controlling the impact of various types of etch stops and hard mask materials. Metallic hard masks can help thanks to their high selectivity toward low-k materials, and by avoiding low-k exposure to potentially degrading ashing plasmas. In this paper, we will present some key issues related to the patterning of narrow porous SiOCH trenches with a metallic (TiN) hard mask. Narrow trenches (down to 40 nm width) can be opened into TiN with a critical dimensions bias (around 10 nm) attributed to carbon and silicon containing deposits on the photoresist and TiN sidewalls during the etching. Porous SiOCH etching using a TiN hard mask instead of the conventional SiO 2 hard mask may lead to severe profile distortions, attributed to TiF x compounds which settle on the trenches sidewalls. A chuck temperature of 60 °C and fluorine-rich plasmas are required to minimize those distortions. An etching process leading to almost straight porous SiOCH profiles presenting a slight bow has been developed. However a wiggling phenomenon has been evidenced for the etching of narrow and deep trenches. This phenomenon is attributed to the highly compressive residual stress in the TiN hard mask, which is released when the dielectric is not mechanically strong enough to withstand it.</description><subject>Applied sciences</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Electronics</subject><subject>Engineering Sciences</subject><subject>Exact sciences and technology</subject><subject>Hard mask</subject><subject>Integrated circuits</subject><subject>Interconnects</subject><subject>Low-k</subject><subject>Microelectronic fabrication (materials and surfaces technology)</subject><subject>Patterning</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>TiN</subject><issn>0167-9317</issn><issn>1873-5568</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><recordid>eNp9kE1v2zAMhoWhA5Z-_IDddFmBHeySsiXL2KVF0DUFgmbAsrOgyPSizLEzyenQfz8ZKXrsiSDx8CX4MPYZIUdAdbPL90S5ANA5qByE_MBmqKsik1LpMzZLTJXVBVaf2HmMO0h9CXrGbn_YcaTQ-_43H1re2xCGf_wwhOEY-U-_mi_4GKh3W4r8GCfK8rV_4lsbGr638c8l-9jaLtLVa71gv77fr-eLbLl6eJzfLTMnAcesanQBtagFyVqhQ6mw0BY2JZXYuNYpIN3ajRMCXVmpTdXWQgokixuAoqmLC_b1lLu1nTkEv7fhxQzWm8Xd0kyzhOlKgnrGxF6f2EMY_h4pjmbvo6Ousz2lv0yhQKGqVQLxBLowxBiofUtGMJNXszPJq5m8GlAmeU07X17DbXS2a4PtnY9viwJ0Ucp64r6dOEpWnj0FE51PJqnxgdxomsG_c-U_FSmKkg</recordid><startdate>20081101</startdate><enddate>20081101</enddate><creator>Darnon, M.</creator><creator>Chevolleau, T.</creator><creator>Eon, D.</creator><creator>Bouyssou, R.</creator><creator>Pelissier, B.</creator><creator>Vallier, L.</creator><creator>Joubert, O.</creator><creator>Posseme, N.</creator><creator>David, T.</creator><creator>Bailly, F.</creator><creator>Torres, J.</creator><general>Elsevier B.V</general><general>Elsevier Science</general><general>Elsevier</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>1XC</scope><scope>VOOES</scope><orcidid>https://orcid.org/0000-0002-6188-7157</orcidid><orcidid>https://orcid.org/0000-0001-5874-0990</orcidid></search><sort><creationdate>20081101</creationdate><title>Patterning of narrow porous SiOCH trenches using a TiN hard mask</title><author>Darnon, M. ; Chevolleau, T. ; Eon, D. ; Bouyssou, R. ; Pelissier, B. ; Vallier, L. ; Joubert, O. ; Posseme, N. ; David, T. ; Bailly, F. ; Torres, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c501t-7d8309292e5961c156138a0b4e41dcfc60e8fabc221c476b7f92521ea1b003d93</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Applied sciences</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Electronics</topic><topic>Engineering Sciences</topic><topic>Exact sciences and technology</topic><topic>Hard mask</topic><topic>Integrated circuits</topic><topic>Interconnects</topic><topic>Low-k</topic><topic>Microelectronic fabrication (materials and surfaces technology)</topic><topic>Patterning</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>TiN</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Darnon, M.</creatorcontrib><creatorcontrib>Chevolleau, T.</creatorcontrib><creatorcontrib>Eon, D.</creatorcontrib><creatorcontrib>Bouyssou, R.</creatorcontrib><creatorcontrib>Pelissier, B.</creatorcontrib><creatorcontrib>Vallier, L.</creatorcontrib><creatorcontrib>Joubert, O.</creatorcontrib><creatorcontrib>Posseme, N.</creatorcontrib><creatorcontrib>David, T.</creatorcontrib><creatorcontrib>Bailly, F.</creatorcontrib><creatorcontrib>Torres, J.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Hyper Article en Ligne (HAL)</collection><collection>Hyper Article en Ligne (HAL) (Open Access)</collection><jtitle>Microelectronic engineering</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Darnon, M.</au><au>Chevolleau, T.</au><au>Eon, D.</au><au>Bouyssou, R.</au><au>Pelissier, B.</au><au>Vallier, L.</au><au>Joubert, O.</au><au>Posseme, N.</au><au>David, T.</au><au>Bailly, F.</au><au>Torres, J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Patterning of narrow porous SiOCH trenches using a TiN hard mask</atitle><jtitle>Microelectronic engineering</jtitle><date>2008-11-01</date><risdate>2008</risdate><volume>85</volume><issue>11</issue><spage>2226</spage><epage>2235</epage><pages>2226-2235</pages><issn>0167-9317</issn><eissn>1873-5568</eissn><coden>MIENEF</coden><abstract>For the next technological generations of integrated circuits, the traditional challenges faced by etch plasmas (profile control, selectivity, critical dimensions, uniformity, defects, …) become more and more difficult, intensified by the use of new materials, the limitations of lithography, and the recent introduction of new device structures and integration schemes. Particularly in the field of the interconnect fabrication, where dual-damascene patterning is performed by etching trenches and vias in porous low-k dielectrics, the main challenges are in controlling the profile of the etched structures, minimizing plasma-induced damage, and controlling the impact of various types of etch stops and hard mask materials. Metallic hard masks can help thanks to their high selectivity toward low-k materials, and by avoiding low-k exposure to potentially degrading ashing plasmas. In this paper, we will present some key issues related to the patterning of narrow porous SiOCH trenches with a metallic (TiN) hard mask. Narrow trenches (down to 40 nm width) can be opened into TiN with a critical dimensions bias (around 10 nm) attributed to carbon and silicon containing deposits on the photoresist and TiN sidewalls during the etching. Porous SiOCH etching using a TiN hard mask instead of the conventional SiO 2 hard mask may lead to severe profile distortions, attributed to TiF x compounds which settle on the trenches sidewalls. A chuck temperature of 60 °C and fluorine-rich plasmas are required to minimize those distortions. An etching process leading to almost straight porous SiOCH profiles presenting a slight bow has been developed. However a wiggling phenomenon has been evidenced for the etching of narrow and deep trenches. This phenomenon is attributed to the highly compressive residual stress in the TiN hard mask, which is released when the dielectric is not mechanically strong enough to withstand it.</abstract><cop>Amsterdam</cop><pub>Elsevier B.V</pub><doi>10.1016/j.mee.2008.06.025</doi><tpages>10</tpages><orcidid>https://orcid.org/0000-0002-6188-7157</orcidid><orcidid>https://orcid.org/0000-0001-5874-0990</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 0167-9317
ispartof Microelectronic engineering, 2008-11, Vol.85 (11), p.2226-2235
issn 0167-9317
1873-5568
language eng
recordid cdi_hal_primary_oai_HAL_hal_00387506v1
source Elsevier ScienceDirect Journals
subjects Applied sciences
Design. Technologies. Operation analysis. Testing
Electronics
Engineering Sciences
Exact sciences and technology
Hard mask
Integrated circuits
Interconnects
Low-k
Microelectronic fabrication (materials and surfaces technology)
Patterning
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
TiN
title Patterning of narrow porous SiOCH trenches using a TiN hard mask
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T09%3A32%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_hal_p&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Patterning%20of%20narrow%20porous%20SiOCH%20trenches%20using%20a%20TiN%20hard%20mask&rft.jtitle=Microelectronic%20engineering&rft.au=Darnon,%20M.&rft.date=2008-11-01&rft.volume=85&rft.issue=11&rft.spage=2226&rft.epage=2235&rft.pages=2226-2235&rft.issn=0167-9317&rft.eissn=1873-5568&rft.coden=MIENEF&rft_id=info:doi/10.1016/j.mee.2008.06.025&rft_dat=%3Cproquest_hal_p%3E36061696%3C/proquest_hal_p%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=36061696&rft_id=info:pmid/&rft_els_id=S0167931708003195&rfr_iscdi=true