Mapping Parameterized Dataflow Graphs onto fpga Platforms
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Reference Entry |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 672 |
---|---|
container_issue | |
container_start_page | 641 |
container_title | |
container_volume | 4 |
creator | Sane, Nimish Shen, Chung-Ching Kee, Hojin Bhattacharyya, Shuvra S Plishker, William Wu, Hsiang-Huang |
description | |
format | Reference Entry |
fullrecord | <record><control><sourceid>gale</sourceid><recordid>TN_cdi_gale_vrl_6901400037</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><galeid>CX6901400037</galeid><sourcerecordid>CX6901400037</sourcerecordid><originalsourceid>FETCH-gale_vrl_69014000373</originalsourceid><addsrcrecordid>eNpjZOAyMDQytjQ3MjI142DgLS7OMjAwMDSwtDQ0NOdksPRNLCjIzEtXCEgsSsxNLUktyqxKTVFwSSxJTMvJL1dwL0osyChWyM8ryVdIK0hPVAjISSxJyy_KLeZhYE1LzClO5YXS3AxSbq4hzh666Yk5qfFlRTnxZpYGhiZAy4zNjfFKAgC9mi6j</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>reference_entry</recordtype></control><display><type>reference_entry</type><title>Mapping Parameterized Dataflow Graphs onto fpga Platforms</title><source>O'Reilly Online Learning: Academic/Public Library Edition</source><creator>Sane, Nimish ; Shen, Chung-Ching ; Kee, Hojin ; Bhattacharyya, Shuvra S ; Plishker, William ; Wu, Hsiang-Huang</creator><creatorcontrib>Sane, Nimish ; Shen, Chung-Ching ; Kee, Hojin ; Bhattacharyya, Shuvra S ; Plishker, William ; Wu, Hsiang-Huang</creatorcontrib><identifier>EISBN: 0123972256</identifier><identifier>EISBN: 9780123972255</identifier><language>eng</language><subject>Programmable logic arrays ; Semiconductor industry</subject><ispartof>Academic Press Library in Signal Processing, 2014, Vol.4, p.641-672</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>127,146,776,780,25331</link.rule.ids></links><search><creatorcontrib>Sane, Nimish</creatorcontrib><creatorcontrib>Shen, Chung-Ching</creatorcontrib><creatorcontrib>Kee, Hojin</creatorcontrib><creatorcontrib>Bhattacharyya, Shuvra S</creatorcontrib><creatorcontrib>Plishker, William</creatorcontrib><creatorcontrib>Wu, Hsiang-Huang</creatorcontrib><title>Mapping Parameterized Dataflow Graphs onto fpga Platforms</title><title>Academic Press Library in Signal Processing</title><subject>Programmable logic arrays</subject><subject>Semiconductor industry</subject><isbn>0123972256</isbn><isbn>9780123972255</isbn><fulltext>true</fulltext><rsrctype>reference_entry</rsrctype><creationdate>2014</creationdate><recordtype>reference_entry</recordtype><sourceid/><recordid>eNpjZOAyMDQytjQ3MjI142DgLS7OMjAwMDSwtDQ0NOdksPRNLCjIzEtXCEgsSsxNLUktyqxKTVFwSSxJTMvJL1dwL0osyChWyM8ryVdIK0hPVAjISSxJyy_KLeZhYE1LzClO5YXS3AxSbq4hzh666Yk5qfFlRTnxZpYGhiZAy4zNjfFKAgC9mi6j</recordid><startdate>2014</startdate><enddate>2014</enddate><creator>Sane, Nimish</creator><creator>Shen, Chung-Ching</creator><creator>Kee, Hojin</creator><creator>Bhattacharyya, Shuvra S</creator><creator>Plishker, William</creator><creator>Wu, Hsiang-Huang</creator><scope/></search><sort><creationdate>2014</creationdate><title>Mapping Parameterized Dataflow Graphs onto fpga Platforms</title><author>Sane, Nimish ; Shen, Chung-Ching ; Kee, Hojin ; Bhattacharyya, Shuvra S ; Plishker, William ; Wu, Hsiang-Huang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-gale_vrl_69014000373</frbrgroupid><rsrctype>reference_entrys</rsrctype><prefilter>reference_entrys</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Programmable logic arrays</topic><topic>Semiconductor industry</topic><toplevel>online_resources</toplevel><creatorcontrib>Sane, Nimish</creatorcontrib><creatorcontrib>Shen, Chung-Ching</creatorcontrib><creatorcontrib>Kee, Hojin</creatorcontrib><creatorcontrib>Bhattacharyya, Shuvra S</creatorcontrib><creatorcontrib>Plishker, William</creatorcontrib><creatorcontrib>Wu, Hsiang-Huang</creatorcontrib></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sane, Nimish</au><au>Shen, Chung-Ching</au><au>Kee, Hojin</au><au>Bhattacharyya, Shuvra S</au><au>Plishker, William</au><au>Wu, Hsiang-Huang</au><format>book</format><genre>chapter</genre><ristype>GEN</ristype><atitle>Mapping Parameterized Dataflow Graphs onto fpga Platforms</atitle><btitle>Academic Press Library in Signal Processing</btitle><date>2014</date><risdate>2014</risdate><volume>4</volume><spage>641</spage><epage>672</epage><pages>641-672</pages><eisbn>0123972256</eisbn><eisbn>9780123972255</eisbn><tpages>31</tpages></addata></record> |
fulltext | fulltext |
identifier | EISBN: 0123972256 |
ispartof | Academic Press Library in Signal Processing, 2014, Vol.4, p.641-672 |
issn | |
language | eng |
recordid | cdi_gale_vrl_6901400037 |
source | O'Reilly Online Learning: Academic/Public Library Edition |
subjects | Programmable logic arrays Semiconductor industry |
title | Mapping Parameterized Dataflow Graphs onto fpga Platforms |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T23%3A39%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-gale&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=chapter&rft.atitle=Mapping%20Parameterized%20Dataflow%20Graphs%20onto%20fpga%20Platforms&rft.btitle=Academic%20Press%20Library%20in%20Signal%20Processing&rft.au=Sane,%20Nimish&rft.date=2014&rft.volume=4&rft.spage=641&rft.epage=672&rft.pages=641-672&rft_id=info:doi/&rft_dat=%3Cgale%3ECX6901400037%3C/gale%3E%3Curl%3E%3C/url%3E&rft.eisbn=0123972256&rft.eisbn_list=9780123972255&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_galeid=CX6901400037&rfr_iscdi=true |