CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION

CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MARUSIC J, KOSIC M, KOSIC D
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MARUSIC J
KOSIC M
KOSIC D
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_YU293082A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>YU293082A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_YU293082A3</originalsourceid><addsrcrecordid>eNrjZHB39gxyDvUMUXDxdPcMcfRRcPMPUnD0U_APDQkIDVEIDnF0d1UI9wzxUHD1cXUOCfL383RW8A9zDfLxd3RRCAjyDwGKevr78TCwpiXmFKfyQmluBjk31xBnD93Ugvz41OKCxOTUvNSS-MhQI0tjAwsjR2OCCgDuvivF</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION</title><source>esp@cenet</source><creator>MARUSIC J ; KOSIC M ; KOSIC D</creator><creatorcontrib>MARUSIC J ; KOSIC M ; KOSIC D</creatorcontrib><edition>2</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850430&amp;DB=EPODOC&amp;CC=YU&amp;NR=293082A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850430&amp;DB=EPODOC&amp;CC=YU&amp;NR=293082A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MARUSIC J</creatorcontrib><creatorcontrib>KOSIC M</creatorcontrib><creatorcontrib>KOSIC D</creatorcontrib><title>CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION</title><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB39gxyDvUMUXDxdPcMcfRRcPMPUnD0U_APDQkIDVEIDnF0d1UI9wzxUHD1cXUOCfL383RW8A9zDfLxd3RRCAjyDwGKevr78TCwpiXmFKfyQmluBjk31xBnD93Ugvz41OKCxOTUvNSS-MhQI0tjAwsjR2OCCgDuvivF</recordid><startdate>19850430</startdate><enddate>19850430</enddate><creator>MARUSIC J</creator><creator>KOSIC M</creator><creator>KOSIC D</creator><scope>EVB</scope></search><sort><creationdate>19850430</creationdate><title>CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION</title><author>MARUSIC J ; KOSIC M ; KOSIC D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_YU293082A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>MARUSIC J</creatorcontrib><creatorcontrib>KOSIC M</creatorcontrib><creatorcontrib>KOSIC D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MARUSIC J</au><au>KOSIC M</au><au>KOSIC D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION</title><date>1985-04-30</date><risdate>1985</risdate><edition>2</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_YU293082A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title CIRCUIT DIGITAL FOR AN OUTPUT STAGE WITH ELECTRONIC OVERLOAD PROTECTION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T01%3A31%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MARUSIC%20J&rft.date=1985-04-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EYU293082A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true