METHOD AND APPARATUS FOR SCHEDULING BRANCH PREDICTOR FOR MULTIPLE INSTRUCTIONS
The present disclosure provides a method for scheduling a branch predictor for multiple instructions. The method comprises: determining a branch predictor group; acquiring a set of instructions; acquiring an initial instruction fetch address and an instruction type of each instruction; determining a...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng ; fre |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HUAN, Dandan LI, Zusong |
| description | The present disclosure provides a method for scheduling a branch predictor for multiple instructions. The method comprises: determining a branch predictor group; acquiring a set of instructions; acquiring an initial instruction fetch address and an instruction type of each instruction; determining a use sequence of N branch predictors according to the initial instruction fetch address and the instruction type of the instruction; determining a correspondence between M instructions and the N branch predictors according to the use sequence and an instruction arrangement sequence in the set of instructions; and scheduling a corresponding branch predictor according to the instruction arrangement sequence in the set of instructions and the correspondence so as to process an instruction in the set of instructions. By acquiring the initial instruction fetch address and on the basis of the instruction type, a branch predictor corresponding to each instruction is determined, so that rapid allocation of a branch predict |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2024152520A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2024152520A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2024152520A13</originalsourceid><addsrcrecordid>eNrjZPDzdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIVgZw9Xl1AfTz93BacgRz9nD4WAIFcXT-cQoBxI3jfUJ8QzwMdVwdMvOCQo1DnE098vmIeBNS0xpziVF0pzMyi7uYY4e-imFuTHpxYXJCan5qWWxIf7GxkYmRiaGpkaGTgaGhOnCgDnGS-n</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND APPARATUS FOR SCHEDULING BRANCH PREDICTOR FOR MULTIPLE INSTRUCTIONS</title><source>esp@cenet</source><creator>HUAN, Dandan ; LI, Zusong</creator><creatorcontrib>HUAN, Dandan ; LI, Zusong</creatorcontrib><description>The present disclosure provides a method for scheduling a branch predictor for multiple instructions. The method comprises: determining a branch predictor group; acquiring a set of instructions; acquiring an initial instruction fetch address and an instruction type of each instruction; determining a use sequence of N branch predictors according to the initial instruction fetch address and the instruction type of the instruction; determining a correspondence between M instructions and the N branch predictors according to the use sequence and an instruction arrangement sequence in the set of instructions; and scheduling a corresponding branch predictor according to the instruction arrangement sequence in the set of instructions and the correspondence so as to process an instruction in the set of instructions. By acquiring the initial instruction fetch address and on the basis of the instruction type, a branch predictor corresponding to each instruction is determined, so that rapid allocation of a branch predict</description><language>chi ; eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240725&DB=EPODOC&CC=WO&NR=2024152520A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240725&DB=EPODOC&CC=WO&NR=2024152520A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HUAN, Dandan</creatorcontrib><creatorcontrib>LI, Zusong</creatorcontrib><title>METHOD AND APPARATUS FOR SCHEDULING BRANCH PREDICTOR FOR MULTIPLE INSTRUCTIONS</title><description>The present disclosure provides a method for scheduling a branch predictor for multiple instructions. The method comprises: determining a branch predictor group; acquiring a set of instructions; acquiring an initial instruction fetch address and an instruction type of each instruction; determining a use sequence of N branch predictors according to the initial instruction fetch address and the instruction type of the instruction; determining a correspondence between M instructions and the N branch predictors according to the use sequence and an instruction arrangement sequence in the set of instructions; and scheduling a corresponding branch predictor according to the instruction arrangement sequence in the set of instructions and the correspondence so as to process an instruction in the set of instructions. By acquiring the initial instruction fetch address and on the basis of the instruction type, a branch predictor corresponding to each instruction is determined, so that rapid allocation of a branch predict</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPDzdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIVgZw9Xl1AfTz93BacgRz9nD4WAIFcXT-cQoBxI3jfUJ8QzwMdVwdMvOCQo1DnE098vmIeBNS0xpziVF0pzMyi7uYY4e-imFuTHpxYXJCan5qWWxIf7GxkYmRiaGpkaGTgaGhOnCgDnGS-n</recordid><startdate>20240725</startdate><enddate>20240725</enddate><creator>HUAN, Dandan</creator><creator>LI, Zusong</creator><scope>EVB</scope></search><sort><creationdate>20240725</creationdate><title>METHOD AND APPARATUS FOR SCHEDULING BRANCH PREDICTOR FOR MULTIPLE INSTRUCTIONS</title><author>HUAN, Dandan ; LI, Zusong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2024152520A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HUAN, Dandan</creatorcontrib><creatorcontrib>LI, Zusong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HUAN, Dandan</au><au>LI, Zusong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND APPARATUS FOR SCHEDULING BRANCH PREDICTOR FOR MULTIPLE INSTRUCTIONS</title><date>2024-07-25</date><risdate>2024</risdate><abstract>The present disclosure provides a method for scheduling a branch predictor for multiple instructions. The method comprises: determining a branch predictor group; acquiring a set of instructions; acquiring an initial instruction fetch address and an instruction type of each instruction; determining a use sequence of N branch predictors according to the initial instruction fetch address and the instruction type of the instruction; determining a correspondence between M instructions and the N branch predictors according to the use sequence and an instruction arrangement sequence in the set of instructions; and scheduling a corresponding branch predictor according to the instruction arrangement sequence in the set of instructions and the correspondence so as to process an instruction in the set of instructions. By acquiring the initial instruction fetch address and on the basis of the instruction type, a branch predictor corresponding to each instruction is determined, so that rapid allocation of a branch predict</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng ; fre |
| recordid | cdi_epo_espacenet_WO2024152520A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | METHOD AND APPARATUS FOR SCHEDULING BRANCH PREDICTOR FOR MULTIPLE INSTRUCTIONS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T00%3A07%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HUAN,%20Dandan&rft.date=2024-07-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2024152520A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |