STORAGE ARRAY, MEMORY, AND ELECTRONIC DEVICE

Embodiments of the present application provide a storage array, a memory, and an electronic device, relate to the technical field of semiconductor memories, and are used for increasing the storage density of a memory. The storage array comprises a substrate and a plurality of storage layers, the plu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JIAO, Guangfan, JING, Weiliang, WANG, Zhaogui, HUANG, Kailiang, WANG, Zhengbo
Format: Patent
Sprache:chi ; eng ; fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JIAO, Guangfan
JING, Weiliang
WANG, Zhaogui
HUANG, Kailiang
WANG, Zhengbo
description Embodiments of the present application provide a storage array, a memory, and an electronic device, relate to the technical field of semiconductor memories, and are used for increasing the storage density of a memory. The storage array comprises a substrate and a plurality of storage layers, the plurality of storage layers are stacked in a first direction perpendicular to the substrate, and each storage layer comprises a plurality of memory cells and a first control line structure, a second control line structure, and a third control line structure. Each memory cell comprises a floating body effect transistor, and each floating body effect transistor comprises a first gate, a first electrode, a second electrode, and a trench located between the first electrode and the second electrode. The trenches are arranged in a second direction parallel to the substrate, and the first gates and the trenches are separated by a gate oxide dielectric layer. The first electrodes are connected to the first control line struct
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2024113824A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2024113824A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2024113824A13</originalsourceid><addsrcrecordid>eNrjZNAJDvEPcnR3VXAMCnKM1FHwdfX1DwLSjn4uCq4-rs4hQf5-ns4KLq5hns6uPAysaYk5xam8UJqbQdnNNcTZQze1ID8-tbggMTk1L7UkPtzfyMDIxNDQ2MLIxNHQmDhVAA3UJck</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STORAGE ARRAY, MEMORY, AND ELECTRONIC DEVICE</title><source>esp@cenet</source><creator>JIAO, Guangfan ; JING, Weiliang ; WANG, Zhaogui ; HUANG, Kailiang ; WANG, Zhengbo</creator><creatorcontrib>JIAO, Guangfan ; JING, Weiliang ; WANG, Zhaogui ; HUANG, Kailiang ; WANG, Zhengbo</creatorcontrib><description>Embodiments of the present application provide a storage array, a memory, and an electronic device, relate to the technical field of semiconductor memories, and are used for increasing the storage density of a memory. The storage array comprises a substrate and a plurality of storage layers, the plurality of storage layers are stacked in a first direction perpendicular to the substrate, and each storage layer comprises a plurality of memory cells and a first control line structure, a second control line structure, and a third control line structure. Each memory cell comprises a floating body effect transistor, and each floating body effect transistor comprises a first gate, a first electrode, a second electrode, and a trench located between the first electrode and the second electrode. The trenches are arranged in a second direction parallel to the substrate, and the first gates and the trenches are separated by a gate oxide dielectric layer. The first electrodes are connected to the first control line struct</description><language>chi ; eng ; fre</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240606&amp;DB=EPODOC&amp;CC=WO&amp;NR=2024113824A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240606&amp;DB=EPODOC&amp;CC=WO&amp;NR=2024113824A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JIAO, Guangfan</creatorcontrib><creatorcontrib>JING, Weiliang</creatorcontrib><creatorcontrib>WANG, Zhaogui</creatorcontrib><creatorcontrib>HUANG, Kailiang</creatorcontrib><creatorcontrib>WANG, Zhengbo</creatorcontrib><title>STORAGE ARRAY, MEMORY, AND ELECTRONIC DEVICE</title><description>Embodiments of the present application provide a storage array, a memory, and an electronic device, relate to the technical field of semiconductor memories, and are used for increasing the storage density of a memory. The storage array comprises a substrate and a plurality of storage layers, the plurality of storage layers are stacked in a first direction perpendicular to the substrate, and each storage layer comprises a plurality of memory cells and a first control line structure, a second control line structure, and a third control line structure. Each memory cell comprises a floating body effect transistor, and each floating body effect transistor comprises a first gate, a first electrode, a second electrode, and a trench located between the first electrode and the second electrode. The trenches are arranged in a second direction parallel to the substrate, and the first gates and the trenches are separated by a gate oxide dielectric layer. The first electrodes are connected to the first control line struct</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJDvEPcnR3VXAMCnKM1FHwdfX1DwLSjn4uCq4-rs4hQf5-ns4KLq5hns6uPAysaYk5xam8UJqbQdnNNcTZQze1ID8-tbggMTk1L7UkPtzfyMDIxNDQ2MLIxNHQmDhVAA3UJck</recordid><startdate>20240606</startdate><enddate>20240606</enddate><creator>JIAO, Guangfan</creator><creator>JING, Weiliang</creator><creator>WANG, Zhaogui</creator><creator>HUANG, Kailiang</creator><creator>WANG, Zhengbo</creator><scope>EVB</scope></search><sort><creationdate>20240606</creationdate><title>STORAGE ARRAY, MEMORY, AND ELECTRONIC DEVICE</title><author>JIAO, Guangfan ; JING, Weiliang ; WANG, Zhaogui ; HUANG, Kailiang ; WANG, Zhengbo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2024113824A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>JIAO, Guangfan</creatorcontrib><creatorcontrib>JING, Weiliang</creatorcontrib><creatorcontrib>WANG, Zhaogui</creatorcontrib><creatorcontrib>HUANG, Kailiang</creatorcontrib><creatorcontrib>WANG, Zhengbo</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JIAO, Guangfan</au><au>JING, Weiliang</au><au>WANG, Zhaogui</au><au>HUANG, Kailiang</au><au>WANG, Zhengbo</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STORAGE ARRAY, MEMORY, AND ELECTRONIC DEVICE</title><date>2024-06-06</date><risdate>2024</risdate><abstract>Embodiments of the present application provide a storage array, a memory, and an electronic device, relate to the technical field of semiconductor memories, and are used for increasing the storage density of a memory. The storage array comprises a substrate and a plurality of storage layers, the plurality of storage layers are stacked in a first direction perpendicular to the substrate, and each storage layer comprises a plurality of memory cells and a first control line structure, a second control line structure, and a third control line structure. Each memory cell comprises a floating body effect transistor, and each floating body effect transistor comprises a first gate, a first electrode, a second electrode, and a trench located between the first electrode and the second electrode. The trenches are arranged in a second direction parallel to the substrate, and the first gates and the trenches are separated by a gate oxide dielectric layer. The first electrodes are connected to the first control line struct</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng ; fre
recordid cdi_epo_espacenet_WO2024113824A1
source esp@cenet
subjects ELECTRICITY
title STORAGE ARRAY, MEMORY, AND ELECTRONIC DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T14%3A42%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JIAO,%20Guangfan&rft.date=2024-06-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2024113824A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true