HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD

HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD

The present invention provides a hardware encryption module, a chip, and an encryption method. The hardware encryption module comprises a control unit and a storage unit; the control unit is connected to the storage unit and receives an external instruction, determines an encryption state on the bas...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN, Jiajun, SUN, Jun, GUO, Jiamin, SHEN, Tianping
Format: Patent
Sprache:chi ; eng ; fre
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN, Jiajun
SUN, Jun
GUO, Jiamin
SHEN, Tianping
description The present invention provides a hardware encryption module, a chip, and an encryption method. The hardware encryption module comprises a control unit and a storage unit; the control unit is connected to the storage unit and receives an external instruction, determines an encryption state on the basis of an encryption value in an encryption bit address of the storage unit, generates, on the basis of an external erasing instruction, control timing for controlling the erasing of the storage unit, and generates, on the basis of the encryption state and an external read-write instruction, control timing for controlling the reading and writing of the storage unit. In an encryption mode, encryption reading is only performed on a program area and a write operation is prohibited from being performed on the encryption bit address. According to the present invention, all encryption behaviors are only valid for the program area and are invalid for a data area; users are prevented from directly erasing the encryption bit
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2024046125A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2024046125A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2024046125A13</originalsourceid><addsrcrecordid>eNrjZDD3cAxyCXcMclVw9XMOigwI8fT3U_D1dwn1cdVRcPbwDNBRcPRzQZF0DfHwd-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGRiYGJmaGRqaOhsbEqQIA0qwo_A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD</title><source>esp@cenet</source><creator>CHEN, Jiajun ; SUN, Jun ; GUO, Jiamin ; SHEN, Tianping</creator><creatorcontrib>CHEN, Jiajun ; SUN, Jun ; GUO, Jiamin ; SHEN, Tianping</creatorcontrib><description>The present invention provides a hardware encryption module, a chip, and an encryption method. The hardware encryption module comprises a control unit and a storage unit; the control unit is connected to the storage unit and receives an external instruction, determines an encryption state on the basis of an encryption value in an encryption bit address of the storage unit, generates, on the basis of an external erasing instruction, control timing for controlling the erasing of the storage unit, and generates, on the basis of the encryption state and an external read-write instruction, control timing for controlling the reading and writing of the storage unit. In an encryption mode, encryption reading is only performed on a program area and a write operation is prohibited from being performed on the encryption bit address. According to the present invention, all encryption behaviors are only valid for the program area and are invalid for a data area; users are prevented from directly erasing the encryption bit</description><language>chi ; eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240307&amp;DB=EPODOC&amp;CC=WO&amp;NR=2024046125A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240307&amp;DB=EPODOC&amp;CC=WO&amp;NR=2024046125A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, Jiajun</creatorcontrib><creatorcontrib>SUN, Jun</creatorcontrib><creatorcontrib>GUO, Jiamin</creatorcontrib><creatorcontrib>SHEN, Tianping</creatorcontrib><title>HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD</title><description>The present invention provides a hardware encryption module, a chip, and an encryption method. The hardware encryption module comprises a control unit and a storage unit; the control unit is connected to the storage unit and receives an external instruction, determines an encryption state on the basis of an encryption value in an encryption bit address of the storage unit, generates, on the basis of an external erasing instruction, control timing for controlling the erasing of the storage unit, and generates, on the basis of the encryption state and an external read-write instruction, control timing for controlling the reading and writing of the storage unit. In an encryption mode, encryption reading is only performed on a program area and a write operation is prohibited from being performed on the encryption bit address. According to the present invention, all encryption behaviors are only valid for the program area and are invalid for a data area; users are prevented from directly erasing the encryption bit</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD3cAxyCXcMclVw9XMOigwI8fT3U_D1dwn1cdVRcPbwDNBRcPRzQZF0DfHwd-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGRiYGJmaGRqaOhsbEqQIA0qwo_A</recordid><startdate>20240307</startdate><enddate>20240307</enddate><creator>CHEN, Jiajun</creator><creator>SUN, Jun</creator><creator>GUO, Jiamin</creator><creator>SHEN, Tianping</creator><scope>EVB</scope></search><sort><creationdate>20240307</creationdate><title>HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD</title><author>CHEN, Jiajun ; SUN, Jun ; GUO, Jiamin ; SHEN, Tianping</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2024046125A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, Jiajun</creatorcontrib><creatorcontrib>SUN, Jun</creatorcontrib><creatorcontrib>GUO, Jiamin</creatorcontrib><creatorcontrib>SHEN, Tianping</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, Jiajun</au><au>SUN, Jun</au><au>GUO, Jiamin</au><au>SHEN, Tianping</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD</title><date>2024-03-07</date><risdate>2024</risdate><abstract>The present invention provides a hardware encryption module, a chip, and an encryption method. The hardware encryption module comprises a control unit and a storage unit; the control unit is connected to the storage unit and receives an external instruction, determines an encryption state on the basis of an encryption value in an encryption bit address of the storage unit, generates, on the basis of an external erasing instruction, control timing for controlling the erasing of the storage unit, and generates, on the basis of the encryption state and an external read-write instruction, control timing for controlling the reading and writing of the storage unit. In an encryption mode, encryption reading is only performed on a program area and a write operation is prohibited from being performed on the encryption bit address. According to the present invention, all encryption behaviors are only valid for the program area and are invalid for a data area; users are prevented from directly erasing the encryption bit</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng ; fre
recordid cdi_epo_espacenet_WO2024046125A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title HARDWARE ENCRYPTION MODULE, CHIP, AND ENCRYPTION METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T05%3A20%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20Jiajun&rft.date=2024-03-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2024046125A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true