TRUE RANDOM NUMBER GENERATOR BASED ON DIGITAL FEEDBACK SELF-CALIBRATION SYSTEM ON CHIP
Disclosed in the present invention is a true random number generator based on a digital feedback self-calibration system on a chip. The true random number generator comprises a noise digitization circuit, a bias determination circuit, a self-calibration logic circuit and a post-processing circuit, w...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng ; fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ZHAO, Xiaojin HAO, Jiacheng LIANG, Shengquan LUO, Yian |
description | Disclosed in the present invention is a true random number generator based on a digital feedback self-calibration system on a chip. The true random number generator comprises a noise digitization circuit, a bias determination circuit, a self-calibration logic circuit and a post-processing circuit, wherein the noise digitization circuit is used for outputting, as an initial random number, the difference between jitter and noise generated by two phase inverter chains under the action of an input clock signal; the post-processing circuit is used for performing algorithm processing on the initial random number, so as to obtain an enhanced random number signal and output same; the bias determination circuit is used for detecting an original random number to determine a bias direction, so as to output a first bias signal and a second bias signal; and the self-calibration logic circuit is used for calibrating, according to the generated first bias signal and second bias signal, signal delays generated by the two pha |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2023035689A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2023035689A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2023035689A13</originalsourceid><addsrcrecordid>eNqNyrsKwjAUANAuDqL-wwXnQm1RdLxJbtpgHpKkilMpEifRQv1_rOAHOJ3lzLNz9C2BRyucAdsaRh5qsuQxOg8MAwlwFoSqVUQNkkgw5EcIpGXOUSs2TTWNcA2RzPfyRp2W2ezeP8a0-rnI1pIib_I0vLo0Dv0tPdO7u7iyKKui2u72B9xU_60PJjsxTg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TRUE RANDOM NUMBER GENERATOR BASED ON DIGITAL FEEDBACK SELF-CALIBRATION SYSTEM ON CHIP</title><source>esp@cenet</source><creator>ZHAO, Xiaojin ; HAO, Jiacheng ; LIANG, Shengquan ; LUO, Yian</creator><creatorcontrib>ZHAO, Xiaojin ; HAO, Jiacheng ; LIANG, Shengquan ; LUO, Yian</creatorcontrib><description>Disclosed in the present invention is a true random number generator based on a digital feedback self-calibration system on a chip. The true random number generator comprises a noise digitization circuit, a bias determination circuit, a self-calibration logic circuit and a post-processing circuit, wherein the noise digitization circuit is used for outputting, as an initial random number, the difference between jitter and noise generated by two phase inverter chains under the action of an input clock signal; the post-processing circuit is used for performing algorithm processing on the initial random number, so as to obtain an enhanced random number signal and output same; the bias determination circuit is used for detecting an original random number to determine a bias direction, so as to output a first bias signal and a second bias signal; and the self-calibration logic circuit is used for calibrating, according to the generated first bias signal and second bias signal, signal delays generated by the two pha</description><language>chi ; eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; COUNTING MECHANISMS ; COUNTING OF OBJECTS NOT OTHERWISE PROVIDED FOR ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230316&DB=EPODOC&CC=WO&NR=2023035689A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230316&DB=EPODOC&CC=WO&NR=2023035689A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHAO, Xiaojin</creatorcontrib><creatorcontrib>HAO, Jiacheng</creatorcontrib><creatorcontrib>LIANG, Shengquan</creatorcontrib><creatorcontrib>LUO, Yian</creatorcontrib><title>TRUE RANDOM NUMBER GENERATOR BASED ON DIGITAL FEEDBACK SELF-CALIBRATION SYSTEM ON CHIP</title><description>Disclosed in the present invention is a true random number generator based on a digital feedback self-calibration system on a chip. The true random number generator comprises a noise digitization circuit, a bias determination circuit, a self-calibration logic circuit and a post-processing circuit, wherein the noise digitization circuit is used for outputting, as an initial random number, the difference between jitter and noise generated by two phase inverter chains under the action of an input clock signal; the post-processing circuit is used for performing algorithm processing on the initial random number, so as to obtain an enhanced random number signal and output same; the bias determination circuit is used for detecting an original random number to determine a bias direction, so as to output a first bias signal and a second bias signal; and the self-calibration logic circuit is used for calibrating, according to the generated first bias signal and second bias signal, signal delays generated by the two pha</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>COUNTING MECHANISMS</subject><subject>COUNTING OF OBJECTS NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrsKwjAUANAuDqL-wwXnQm1RdLxJbtpgHpKkilMpEifRQv1_rOAHOJ3lzLNz9C2BRyucAdsaRh5qsuQxOg8MAwlwFoSqVUQNkkgw5EcIpGXOUSs2TTWNcA2RzPfyRp2W2ezeP8a0-rnI1pIib_I0vLo0Dv0tPdO7u7iyKKui2u72B9xU_60PJjsxTg</recordid><startdate>20230316</startdate><enddate>20230316</enddate><creator>ZHAO, Xiaojin</creator><creator>HAO, Jiacheng</creator><creator>LIANG, Shengquan</creator><creator>LUO, Yian</creator><scope>EVB</scope></search><sort><creationdate>20230316</creationdate><title>TRUE RANDOM NUMBER GENERATOR BASED ON DIGITAL FEEDBACK SELF-CALIBRATION SYSTEM ON CHIP</title><author>ZHAO, Xiaojin ; HAO, Jiacheng ; LIANG, Shengquan ; LUO, Yian</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2023035689A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>COUNTING MECHANISMS</topic><topic>COUNTING OF OBJECTS NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHAO, Xiaojin</creatorcontrib><creatorcontrib>HAO, Jiacheng</creatorcontrib><creatorcontrib>LIANG, Shengquan</creatorcontrib><creatorcontrib>LUO, Yian</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHAO, Xiaojin</au><au>HAO, Jiacheng</au><au>LIANG, Shengquan</au><au>LUO, Yian</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TRUE RANDOM NUMBER GENERATOR BASED ON DIGITAL FEEDBACK SELF-CALIBRATION SYSTEM ON CHIP</title><date>2023-03-16</date><risdate>2023</risdate><abstract>Disclosed in the present invention is a true random number generator based on a digital feedback self-calibration system on a chip. The true random number generator comprises a noise digitization circuit, a bias determination circuit, a self-calibration logic circuit and a post-processing circuit, wherein the noise digitization circuit is used for outputting, as an initial random number, the difference between jitter and noise generated by two phase inverter chains under the action of an input clock signal; the post-processing circuit is used for performing algorithm processing on the initial random number, so as to obtain an enhanced random number signal and output same; the bias determination circuit is used for detecting an original random number to determine a bias direction, so as to output a first bias signal and a second bias signal; and the self-calibration logic circuit is used for calibrating, according to the generated first bias signal and second bias signal, signal delays generated by the two pha</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng ; fre |
recordid | cdi_epo_espacenet_WO2023035689A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING COUNTING MECHANISMS COUNTING OF OBJECTS NOT OTHERWISE PROVIDED FOR ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | TRUE RANDOM NUMBER GENERATOR BASED ON DIGITAL FEEDBACK SELF-CALIBRATION SYSTEM ON CHIP |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T18%3A21%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHAO,%20Xiaojin&rft.date=2023-03-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2023035689A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |