DUAL 3-PHASE HARMONIC REJECTION TRANSCEIVER
Architectures are presented for dual 3-phase transmitters and receivers that can achieve similar harmonics performance as N-phase systems having a higher N value, while using a lower VCO frequency. A first 3-phase clock signal is generated, along with a second, shifted 3-phase clock signal. The comp...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!