DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE

DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE

Disclosed are a display panel, a manufacturing method therefor, and a display device, which belong to the technical field of displays. The display panel comprises a base substrate (31), a bonding pattern (32), and a planarization layer pattern (33). The bonding pattern (32) comprises at least one co...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YANG, Zhongliu
Format: Patent
Sprache:chi ; eng ; fre
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YANG, Zhongliu
description Disclosed are a display panel, a manufacturing method therefor, and a display device, which belong to the technical field of displays. The display panel comprises a base substrate (31), a bonding pattern (32), and a planarization layer pattern (33). The bonding pattern (32) comprises at least one conductive block (321), and a bonding region is provided on a side of the conductive block (321) facing away from the base substrate. The planarization layer pattern (33) has an opening region (331) and a blocking region (332), and an orthographic projection of the bonding region (3211) on the base substrate (31) is located within an orthographic projection of the opening region (331) on the base substrate (31). The planarization layer pattern (33) covers at least a portion of a side surface of the conductive block (321). The configuration reduces the possibility of damaging a side surface of the bonding pattern (32), thereby alleviating the problem of abnormal display for the display panel. La présente invention con
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2021068805A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2021068805A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2021068805A13</originalsourceid><addsrcrecordid>eNrjZHBw8QwO8HGMVAhw9HP10VHwdfQLdXN0DgkN8vRzV_B1DfHwd1EI8XANcnXzD9JRcPRzUYDpcHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8eH-RgZGhgZmFhYGpo6GxsSpAgBCGyti</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE</title><source>esp@cenet</source><creator>YANG, Zhongliu</creator><creatorcontrib>YANG, Zhongliu</creatorcontrib><description>Disclosed are a display panel, a manufacturing method therefor, and a display device, which belong to the technical field of displays. The display panel comprises a base substrate (31), a bonding pattern (32), and a planarization layer pattern (33). The bonding pattern (32) comprises at least one conductive block (321), and a bonding region is provided on a side of the conductive block (321) facing away from the base substrate. The planarization layer pattern (33) has an opening region (331) and a blocking region (332), and an orthographic projection of the bonding region (3211) on the base substrate (31) is located within an orthographic projection of the opening region (331) on the base substrate (31). The planarization layer pattern (33) covers at least a portion of a side surface of the conductive block (321). The configuration reduces the possibility of damaging a side surface of the bonding pattern (32), thereby alleviating the problem of abnormal display for the display panel. La présente invention con</description><language>chi ; eng ; fre</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210415&amp;DB=EPODOC&amp;CC=WO&amp;NR=2021068805A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210415&amp;DB=EPODOC&amp;CC=WO&amp;NR=2021068805A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YANG, Zhongliu</creatorcontrib><title>DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE</title><description>Disclosed are a display panel, a manufacturing method therefor, and a display device, which belong to the technical field of displays. The display panel comprises a base substrate (31), a bonding pattern (32), and a planarization layer pattern (33). The bonding pattern (32) comprises at least one conductive block (321), and a bonding region is provided on a side of the conductive block (321) facing away from the base substrate. The planarization layer pattern (33) has an opening region (331) and a blocking region (332), and an orthographic projection of the bonding region (3211) on the base substrate (31) is located within an orthographic projection of the opening region (331) on the base substrate (31). The planarization layer pattern (33) covers at least a portion of a side surface of the conductive block (321). The configuration reduces the possibility of damaging a side surface of the bonding pattern (32), thereby alleviating the problem of abnormal display for the display panel. La présente invention con</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBw8QwO8HGMVAhw9HP10VHwdfQLdXN0DgkN8vRzV_B1DfHwd1EI8XANcnXzD9JRcPRzUYDpcHEN83R25WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8eH-RgZGhgZmFhYGpo6GxsSpAgBCGyti</recordid><startdate>20210415</startdate><enddate>20210415</enddate><creator>YANG, Zhongliu</creator><scope>EVB</scope></search><sort><creationdate>20210415</creationdate><title>DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE</title><author>YANG, Zhongliu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2021068805A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YANG, Zhongliu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YANG, Zhongliu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE</title><date>2021-04-15</date><risdate>2021</risdate><abstract>Disclosed are a display panel, a manufacturing method therefor, and a display device, which belong to the technical field of displays. The display panel comprises a base substrate (31), a bonding pattern (32), and a planarization layer pattern (33). The bonding pattern (32) comprises at least one conductive block (321), and a bonding region is provided on a side of the conductive block (321) facing away from the base substrate. The planarization layer pattern (33) has an opening region (331) and a blocking region (332), and an orthographic projection of the bonding region (3211) on the base substrate (31) is located within an orthographic projection of the opening region (331) on the base substrate (31). The planarization layer pattern (33) covers at least a portion of a side surface of the conductive block (321). The configuration reduces the possibility of damaging a side surface of the bonding pattern (32), thereby alleviating the problem of abnormal display for the display panel. La présente invention con</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng ; fre
recordid cdi_epo_espacenet_WO2021068805A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title DISPLAY PANEL, MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T12%3A21%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YANG,%20Zhongliu&rft.date=2021-04-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2021068805A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true