LEAD FRAME, PACKAGED INTEGRATED CIRCUIT BOARD, POWER CHIP, AND CIRCUIT BOARD PACKAGING METHOD
The present application provides packaging solutions including a lead frame applicable to circuit board packaging, a packaged integrated circuit board, a power chip, and a circuit board packaging method, which can enhance the safety and reliability of packaged circuit boards. The lead frame comprise...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng ; fre |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | FANG, Xuanwei XIANG, Zhiqiang |
| description | The present application provides packaging solutions including a lead frame applicable to circuit board packaging, a packaged integrated circuit board, a power chip, and a circuit board packaging method, which can enhance the safety and reliability of packaged circuit boards. The lead frame comprises a plurality of frame units arranged side by side in a first direction. Each frame unit comprises a hollow side frame, and a plurality of pins and a connection rib disposed within the side frame. Each pin comprises a first pin portion and a second pin portion integrally formed and extending in a second direction. The first pin portion is disposed within the side frame, and is electrically connected to a circuit board, and the second pin portion is fixedly connected to the side frame. The second direction is perpendicular to the first direction. The connection rib is connected between the plurality of pins and the side frame.
La présente invention concerne des solutions de mise sous boîtier comprenant une grille de |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2021063267A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2021063267A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2021063267A13</originalsourceid><addsrcrecordid>eNrjZIj1cXV0UXALcvR11VEIcHT2dnR3dVHw9AtxdQ9yDAEynT2DnEM9QxSc_B2DXIBK_MNdgxScPTwDdBQc_dCkoQZ4-rkr-LqGePi78DCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-HB_IwMjQwMzYyMzc0dDY-JUAQAkxTKK</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LEAD FRAME, PACKAGED INTEGRATED CIRCUIT BOARD, POWER CHIP, AND CIRCUIT BOARD PACKAGING METHOD</title><source>esp@cenet</source><creator>FANG, Xuanwei ; XIANG, Zhiqiang</creator><creatorcontrib>FANG, Xuanwei ; XIANG, Zhiqiang</creatorcontrib><description>The present application provides packaging solutions including a lead frame applicable to circuit board packaging, a packaged integrated circuit board, a power chip, and a circuit board packaging method, which can enhance the safety and reliability of packaged circuit boards. The lead frame comprises a plurality of frame units arranged side by side in a first direction. Each frame unit comprises a hollow side frame, and a plurality of pins and a connection rib disposed within the side frame. Each pin comprises a first pin portion and a second pin portion integrally formed and extending in a second direction. The first pin portion is disposed within the side frame, and is electrically connected to a circuit board, and the second pin portion is fixedly connected to the side frame. The second direction is perpendicular to the first direction. The connection rib is connected between the plurality of pins and the side frame.
La présente invention concerne des solutions de mise sous boîtier comprenant une grille de</description><language>chi ; eng ; fre</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210408&DB=EPODOC&CC=WO&NR=2021063267A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210408&DB=EPODOC&CC=WO&NR=2021063267A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FANG, Xuanwei</creatorcontrib><creatorcontrib>XIANG, Zhiqiang</creatorcontrib><title>LEAD FRAME, PACKAGED INTEGRATED CIRCUIT BOARD, POWER CHIP, AND CIRCUIT BOARD PACKAGING METHOD</title><description>The present application provides packaging solutions including a lead frame applicable to circuit board packaging, a packaged integrated circuit board, a power chip, and a circuit board packaging method, which can enhance the safety and reliability of packaged circuit boards. The lead frame comprises a plurality of frame units arranged side by side in a first direction. Each frame unit comprises a hollow side frame, and a plurality of pins and a connection rib disposed within the side frame. Each pin comprises a first pin portion and a second pin portion integrally formed and extending in a second direction. The first pin portion is disposed within the side frame, and is electrically connected to a circuit board, and the second pin portion is fixedly connected to the side frame. The second direction is perpendicular to the first direction. The connection rib is connected between the plurality of pins and the side frame.
La présente invention concerne des solutions de mise sous boîtier comprenant une grille de</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIj1cXV0UXALcvR11VEIcHT2dnR3dVHw9AtxdQ9yDAEynT2DnEM9QxSc_B2DXIBK_MNdgxScPTwDdBQc_dCkoQZ4-rkr-LqGePi78DCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-HB_IwMjQwMzYyMzc0dDY-JUAQAkxTKK</recordid><startdate>20210408</startdate><enddate>20210408</enddate><creator>FANG, Xuanwei</creator><creator>XIANG, Zhiqiang</creator><scope>EVB</scope></search><sort><creationdate>20210408</creationdate><title>LEAD FRAME, PACKAGED INTEGRATED CIRCUIT BOARD, POWER CHIP, AND CIRCUIT BOARD PACKAGING METHOD</title><author>FANG, Xuanwei ; XIANG, Zhiqiang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2021063267A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FANG, Xuanwei</creatorcontrib><creatorcontrib>XIANG, Zhiqiang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FANG, Xuanwei</au><au>XIANG, Zhiqiang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LEAD FRAME, PACKAGED INTEGRATED CIRCUIT BOARD, POWER CHIP, AND CIRCUIT BOARD PACKAGING METHOD</title><date>2021-04-08</date><risdate>2021</risdate><abstract>The present application provides packaging solutions including a lead frame applicable to circuit board packaging, a packaged integrated circuit board, a power chip, and a circuit board packaging method, which can enhance the safety and reliability of packaged circuit boards. The lead frame comprises a plurality of frame units arranged side by side in a first direction. Each frame unit comprises a hollow side frame, and a plurality of pins and a connection rib disposed within the side frame. Each pin comprises a first pin portion and a second pin portion integrally formed and extending in a second direction. The first pin portion is disposed within the side frame, and is electrically connected to a circuit board, and the second pin portion is fixedly connected to the side frame. The second direction is perpendicular to the first direction. The connection rib is connected between the plurality of pins and the side frame.
La présente invention concerne des solutions de mise sous boîtier comprenant une grille de</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng ; fre |
| recordid | cdi_epo_espacenet_WO2021063267A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
| title | LEAD FRAME, PACKAGED INTEGRATED CIRCUIT BOARD, POWER CHIP, AND CIRCUIT BOARD PACKAGING METHOD |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T16%3A08%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FANG,%20Xuanwei&rft.date=2021-04-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2021063267A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |