GAN HEMT DEVICE AND PREPARATION METHOD

Disclosed in the present application are a GaN HEMT device and a preparation method. The device comprises a substrate, the upper surface of the substrate being sequentially provided with a GaN epitaxial layer and a gate dielectric layer from the bottom up. The device further comprises a gate, a sour...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FU, Xingchang, LIU, Xiangwu, CUI, Yuxing, ZHOU, Guo, GAO, Yuan, ZHANG, Lijiang, SONG, Jiejing
Format: Patent
Sprache:chi ; eng ; fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FU, Xingchang
LIU, Xiangwu
CUI, Yuxing
ZHOU, Guo
GAO, Yuan
ZHANG, Lijiang
SONG, Jiejing
description Disclosed in the present application are a GaN HEMT device and a preparation method. The device comprises a substrate, the upper surface of the substrate being sequentially provided with a GaN epitaxial layer and a gate dielectric layer from the bottom up. The device further comprises a gate, a source and a drain which penetrate through the gate dielectric layer and are in contact with the GaN epitaxial layer. The gate dielectric layer comprises a first gate dielectric layer and a second gate dielectric layer which are different in property; the first gate dielectric layer is provided with a first gate slot, the second gate dielectric layer is provided with a second gate slot, and the first gate slot corresponds to the second gate slot in position. The gate comprises gate metal with which the first gate slot and the second gate slot are fully filled, and a gate cap disposed on the upper surface of the second gate dielectric layer; the source and the drain are located at two sides of the gate, respectively. Ac
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2019170022A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2019170022A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2019170022A13</originalsourceid><addsrcrecordid>eNrjZFBzd_RT8HD1DVFwcQ3zdHZVcPRzUQgIcg1wDHIM8fT3U_B1DfHwd-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGhpaG5gYGRkaOhsbEqQIAKUIkGg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>GAN HEMT DEVICE AND PREPARATION METHOD</title><source>esp@cenet</source><creator>FU, Xingchang ; LIU, Xiangwu ; CUI, Yuxing ; ZHOU, Guo ; GAO, Yuan ; ZHANG, Lijiang ; SONG, Jiejing</creator><creatorcontrib>FU, Xingchang ; LIU, Xiangwu ; CUI, Yuxing ; ZHOU, Guo ; GAO, Yuan ; ZHANG, Lijiang ; SONG, Jiejing</creatorcontrib><description>Disclosed in the present application are a GaN HEMT device and a preparation method. The device comprises a substrate, the upper surface of the substrate being sequentially provided with a GaN epitaxial layer and a gate dielectric layer from the bottom up. The device further comprises a gate, a source and a drain which penetrate through the gate dielectric layer and are in contact with the GaN epitaxial layer. The gate dielectric layer comprises a first gate dielectric layer and a second gate dielectric layer which are different in property; the first gate dielectric layer is provided with a first gate slot, the second gate dielectric layer is provided with a second gate slot, and the first gate slot corresponds to the second gate slot in position. The gate comprises gate metal with which the first gate slot and the second gate slot are fully filled, and a gate cap disposed on the upper surface of the second gate dielectric layer; the source and the drain are located at two sides of the gate, respectively. Ac</description><language>chi ; eng ; fre</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190912&amp;DB=EPODOC&amp;CC=WO&amp;NR=2019170022A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190912&amp;DB=EPODOC&amp;CC=WO&amp;NR=2019170022A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FU, Xingchang</creatorcontrib><creatorcontrib>LIU, Xiangwu</creatorcontrib><creatorcontrib>CUI, Yuxing</creatorcontrib><creatorcontrib>ZHOU, Guo</creatorcontrib><creatorcontrib>GAO, Yuan</creatorcontrib><creatorcontrib>ZHANG, Lijiang</creatorcontrib><creatorcontrib>SONG, Jiejing</creatorcontrib><title>GAN HEMT DEVICE AND PREPARATION METHOD</title><description>Disclosed in the present application are a GaN HEMT device and a preparation method. The device comprises a substrate, the upper surface of the substrate being sequentially provided with a GaN epitaxial layer and a gate dielectric layer from the bottom up. The device further comprises a gate, a source and a drain which penetrate through the gate dielectric layer and are in contact with the GaN epitaxial layer. The gate dielectric layer comprises a first gate dielectric layer and a second gate dielectric layer which are different in property; the first gate dielectric layer is provided with a first gate slot, the second gate dielectric layer is provided with a second gate slot, and the first gate slot corresponds to the second gate slot in position. The gate comprises gate metal with which the first gate slot and the second gate slot are fully filled, and a gate cap disposed on the upper surface of the second gate dielectric layer; the source and the drain are located at two sides of the gate, respectively. Ac</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBzd_RT8HD1DVFwcQ3zdHZVcPRzUQgIcg1wDHIM8fT3U_B1DfHwd-FhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfHh_kYGhpaG5gYGRkaOhsbEqQIAKUIkGg</recordid><startdate>20190912</startdate><enddate>20190912</enddate><creator>FU, Xingchang</creator><creator>LIU, Xiangwu</creator><creator>CUI, Yuxing</creator><creator>ZHOU, Guo</creator><creator>GAO, Yuan</creator><creator>ZHANG, Lijiang</creator><creator>SONG, Jiejing</creator><scope>EVB</scope></search><sort><creationdate>20190912</creationdate><title>GAN HEMT DEVICE AND PREPARATION METHOD</title><author>FU, Xingchang ; LIU, Xiangwu ; CUI, Yuxing ; ZHOU, Guo ; GAO, Yuan ; ZHANG, Lijiang ; SONG, Jiejing</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2019170022A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng ; fre</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FU, Xingchang</creatorcontrib><creatorcontrib>LIU, Xiangwu</creatorcontrib><creatorcontrib>CUI, Yuxing</creatorcontrib><creatorcontrib>ZHOU, Guo</creatorcontrib><creatorcontrib>GAO, Yuan</creatorcontrib><creatorcontrib>ZHANG, Lijiang</creatorcontrib><creatorcontrib>SONG, Jiejing</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FU, Xingchang</au><au>LIU, Xiangwu</au><au>CUI, Yuxing</au><au>ZHOU, Guo</au><au>GAO, Yuan</au><au>ZHANG, Lijiang</au><au>SONG, Jiejing</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>GAN HEMT DEVICE AND PREPARATION METHOD</title><date>2019-09-12</date><risdate>2019</risdate><abstract>Disclosed in the present application are a GaN HEMT device and a preparation method. The device comprises a substrate, the upper surface of the substrate being sequentially provided with a GaN epitaxial layer and a gate dielectric layer from the bottom up. The device further comprises a gate, a source and a drain which penetrate through the gate dielectric layer and are in contact with the GaN epitaxial layer. The gate dielectric layer comprises a first gate dielectric layer and a second gate dielectric layer which are different in property; the first gate dielectric layer is provided with a first gate slot, the second gate dielectric layer is provided with a second gate slot, and the first gate slot corresponds to the second gate slot in position. The gate comprises gate metal with which the first gate slot and the second gate slot are fully filled, and a gate cap disposed on the upper surface of the second gate dielectric layer; the source and the drain are located at two sides of the gate, respectively. Ac</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng ; fre
recordid cdi_epo_espacenet_WO2019170022A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title GAN HEMT DEVICE AND PREPARATION METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T03%3A50%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FU,%20Xingchang&rft.date=2019-09-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2019170022A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true