EXECUTING AN OPERATING SYSTEM ON PROCESSORS HAVING DIFFERENT INSTRUCTION SET ARCHITECTURES

An apparatus includes a first processor having a first instruction set and a second processor having a second instruction set that is different than the first instruction set. The apparatus also includes a memory storing at least a portion of an operating system. The operating system is concurrently...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PLONDKE, ERICH J, POTOPLYAK, PAVEL, CODRESCU, LUCIAN, BAYERDORFFER, BRYAN C, MCDONALD, MICHAEL R, KUO, RICHARD
Format: Patent
Sprache:eng ; fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PLONDKE, ERICH J
POTOPLYAK, PAVEL
CODRESCU, LUCIAN
BAYERDORFFER, BRYAN C
MCDONALD, MICHAEL R
KUO, RICHARD
description An apparatus includes a first processor having a first instruction set and a second processor having a second instruction set that is different than the first instruction set. The apparatus also includes a memory storing at least a portion of an operating system. The operating system is concurrently executable on the first processor and the second processor. La présente invention concerne un appareil, qui comprend un premier processeur ayant un premier jeu d'instructions et un second processeur ayant un second jeu d'instructions, différent du premier. L'appareil comprend également une mémoire, qui mémorise au moins une partie d'un système d'exploitation. Le système d'exploitation peut être exécuté de façon simultanée sur le premier processeur et le second processeur.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2014133784A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2014133784A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2014133784A33</originalsourceid><addsrcrecordid>eNqNissKwjAQAHPxIOo_LHgWrCnoNcSNzcGk7G7q41KKxJNoof4_PvADPA3DzFid8Yg2iQ87MAFijWS-wicW3EMMUFO0yByJoTLNp229c0gYBHxgoWTFvz9GAUO28oJWEiFP1eja3YY8-3Gi5g7FVovcP9o89N0l3_OzPcTVsigLrdeb0mj93_UCcF0zaA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>EXECUTING AN OPERATING SYSTEM ON PROCESSORS HAVING DIFFERENT INSTRUCTION SET ARCHITECTURES</title><source>esp@cenet</source><creator>PLONDKE, ERICH J ; POTOPLYAK, PAVEL ; CODRESCU, LUCIAN ; BAYERDORFFER, BRYAN C ; MCDONALD, MICHAEL R ; KUO, RICHARD</creator><creatorcontrib>PLONDKE, ERICH J ; POTOPLYAK, PAVEL ; CODRESCU, LUCIAN ; BAYERDORFFER, BRYAN C ; MCDONALD, MICHAEL R ; KUO, RICHARD</creatorcontrib><description>An apparatus includes a first processor having a first instruction set and a second processor having a second instruction set that is different than the first instruction set. The apparatus also includes a memory storing at least a portion of an operating system. The operating system is concurrently executable on the first processor and the second processor. La présente invention concerne un appareil, qui comprend un premier processeur ayant un premier jeu d'instructions et un second processeur ayant un second jeu d'instructions, différent du premier. L'appareil comprend également une mémoire, qui mémorise au moins une partie d'un système d'exploitation. Le système d'exploitation peut être exécuté de façon simultanée sur le premier processeur et le second processeur.</description><language>eng ; fre</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141023&amp;DB=EPODOC&amp;CC=WO&amp;NR=2014133784A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141023&amp;DB=EPODOC&amp;CC=WO&amp;NR=2014133784A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PLONDKE, ERICH J</creatorcontrib><creatorcontrib>POTOPLYAK, PAVEL</creatorcontrib><creatorcontrib>CODRESCU, LUCIAN</creatorcontrib><creatorcontrib>BAYERDORFFER, BRYAN C</creatorcontrib><creatorcontrib>MCDONALD, MICHAEL R</creatorcontrib><creatorcontrib>KUO, RICHARD</creatorcontrib><title>EXECUTING AN OPERATING SYSTEM ON PROCESSORS HAVING DIFFERENT INSTRUCTION SET ARCHITECTURES</title><description>An apparatus includes a first processor having a first instruction set and a second processor having a second instruction set that is different than the first instruction set. The apparatus also includes a memory storing at least a portion of an operating system. The operating system is concurrently executable on the first processor and the second processor. La présente invention concerne un appareil, qui comprend un premier processeur ayant un premier jeu d'instructions et un second processeur ayant un second jeu d'instructions, différent du premier. L'appareil comprend également une mémoire, qui mémorise au moins une partie d'un système d'exploitation. Le système d'exploitation peut être exécuté de façon simultanée sur le premier processeur et le second processeur.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNissKwjAQAHPxIOo_LHgWrCnoNcSNzcGk7G7q41KKxJNoof4_PvADPA3DzFid8Yg2iQ87MAFijWS-wicW3EMMUFO0yByJoTLNp229c0gYBHxgoWTFvz9GAUO28oJWEiFP1eja3YY8-3Gi5g7FVovcP9o89N0l3_OzPcTVsigLrdeb0mj93_UCcF0zaA</recordid><startdate>20141023</startdate><enddate>20141023</enddate><creator>PLONDKE, ERICH J</creator><creator>POTOPLYAK, PAVEL</creator><creator>CODRESCU, LUCIAN</creator><creator>BAYERDORFFER, BRYAN C</creator><creator>MCDONALD, MICHAEL R</creator><creator>KUO, RICHARD</creator><scope>EVB</scope></search><sort><creationdate>20141023</creationdate><title>EXECUTING AN OPERATING SYSTEM ON PROCESSORS HAVING DIFFERENT INSTRUCTION SET ARCHITECTURES</title><author>PLONDKE, ERICH J ; POTOPLYAK, PAVEL ; CODRESCU, LUCIAN ; BAYERDORFFER, BRYAN C ; MCDONALD, MICHAEL R ; KUO, RICHARD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2014133784A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PLONDKE, ERICH J</creatorcontrib><creatorcontrib>POTOPLYAK, PAVEL</creatorcontrib><creatorcontrib>CODRESCU, LUCIAN</creatorcontrib><creatorcontrib>BAYERDORFFER, BRYAN C</creatorcontrib><creatorcontrib>MCDONALD, MICHAEL R</creatorcontrib><creatorcontrib>KUO, RICHARD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PLONDKE, ERICH J</au><au>POTOPLYAK, PAVEL</au><au>CODRESCU, LUCIAN</au><au>BAYERDORFFER, BRYAN C</au><au>MCDONALD, MICHAEL R</au><au>KUO, RICHARD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>EXECUTING AN OPERATING SYSTEM ON PROCESSORS HAVING DIFFERENT INSTRUCTION SET ARCHITECTURES</title><date>2014-10-23</date><risdate>2014</risdate><abstract>An apparatus includes a first processor having a first instruction set and a second processor having a second instruction set that is different than the first instruction set. The apparatus also includes a memory storing at least a portion of an operating system. The operating system is concurrently executable on the first processor and the second processor. La présente invention concerne un appareil, qui comprend un premier processeur ayant un premier jeu d'instructions et un second processeur ayant un second jeu d'instructions, différent du premier. L'appareil comprend également une mémoire, qui mémorise au moins une partie d'un système d'exploitation. Le système d'exploitation peut être exécuté de façon simultanée sur le premier processeur et le second processeur.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre
recordid cdi_epo_espacenet_WO2014133784A3
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title EXECUTING AN OPERATING SYSTEM ON PROCESSORS HAVING DIFFERENT INSTRUCTION SET ARCHITECTURES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T06%3A55%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PLONDKE,%20ERICH%20J&rft.date=2014-10-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2014133784A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true