MAXIMUM CURRENT LIMITING METHOD AND APPARATUS
The maximum current is limited in a multi-processor core system by monitoring the latest power consumption in the processor cores, in order to prevent a system shutdown as a result of an over-current event. If the sum of the latest power of the processor cores exceeds a threshold limit, a performanc...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | NAFFZIGER, SAMUEL D BONDALAPATI, KIRAN PETRY, JOHN P |
description | The maximum current is limited in a multi-processor core system by monitoring the latest power consumption in the processor cores, in order to prevent a system shutdown as a result of an over-current event. If the sum of the latest power of the processor cores exceeds a threshold limit, a performance state (P-state) limit is enforced in the processor cores. The P-state limit causes a P-state change to a lower frequency, voltage and thus a lower current.
Selon l'invention, le courant maximal est limité dans un système à multiples coeurs de processeur par surveillance de la puissance consommée la plus récente dans les coeurs de processeur, de façon à empêcher un arrêt du système suite à un évènement de surintensité. Si la somme de la puissance la plus récente des coeurs de processeur dépasse une limite seuil, une limite d'état de fonctionnement (état P) est appliquée dans les coeurs de processeur. La limite d'état P provoque un changement d'état P vers une plus basse fréquence, une plus faible tension et ainsi un plus faible courant. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_WO2012075223A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>WO2012075223A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_WO2012075223A13</originalsourceid><addsrcrecordid>eNrjZND1dYzw9A31VXAODQpy9QtR8PH09Qzx9HNX8HUN8fB3UXD0A-KAAMcgx5DQYB4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh_ub2RgaGRgbmpkZOxoaEycKgBkbCZ3</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MAXIMUM CURRENT LIMITING METHOD AND APPARATUS</title><source>esp@cenet</source><creator>NAFFZIGER, SAMUEL D ; BONDALAPATI, KIRAN ; PETRY, JOHN P</creator><creatorcontrib>NAFFZIGER, SAMUEL D ; BONDALAPATI, KIRAN ; PETRY, JOHN P</creatorcontrib><description>The maximum current is limited in a multi-processor core system by monitoring the latest power consumption in the processor cores, in order to prevent a system shutdown as a result of an over-current event. If the sum of the latest power of the processor cores exceeds a threshold limit, a performance state (P-state) limit is enforced in the processor cores. The P-state limit causes a P-state change to a lower frequency, voltage and thus a lower current.
Selon l'invention, le courant maximal est limité dans un système à multiples coeurs de processeur par surveillance de la puissance consommée la plus récente dans les coeurs de processeur, de façon à empêcher un arrêt du système suite à un évènement de surintensité. Si la somme de la puissance la plus récente des coeurs de processeur dépasse une limite seuil, une limite d'état de fonctionnement (état P) est appliquée dans les coeurs de processeur. La limite d'état P provoque un changement d'état P vers une plus basse fréquence, une plus faible tension et ainsi un plus faible courant.</description><language>eng ; fre</language><subject>CALCULATING ; CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; PHYSICS ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS ; TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120607&DB=EPODOC&CC=WO&NR=2012075223A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120607&DB=EPODOC&CC=WO&NR=2012075223A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAFFZIGER, SAMUEL D</creatorcontrib><creatorcontrib>BONDALAPATI, KIRAN</creatorcontrib><creatorcontrib>PETRY, JOHN P</creatorcontrib><title>MAXIMUM CURRENT LIMITING METHOD AND APPARATUS</title><description>The maximum current is limited in a multi-processor core system by monitoring the latest power consumption in the processor cores, in order to prevent a system shutdown as a result of an over-current event. If the sum of the latest power of the processor cores exceeds a threshold limit, a performance state (P-state) limit is enforced in the processor cores. The P-state limit causes a P-state change to a lower frequency, voltage and thus a lower current.
Selon l'invention, le courant maximal est limité dans un système à multiples coeurs de processeur par surveillance de la puissance consommée la plus récente dans les coeurs de processeur, de façon à empêcher un arrêt du système suite à un évènement de surintensité. Si la somme de la puissance la plus récente des coeurs de processeur dépasse une limite seuil, une limite d'état de fonctionnement (état P) est appliquée dans les coeurs de processeur. La limite d'état P provoque un changement d'état P vers une plus basse fréquence, une plus faible tension et ainsi un plus faible courant.</description><subject>CALCULATING</subject><subject>CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>PHYSICS</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><subject>TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND1dYzw9A31VXAODQpy9QtR8PH09Qzx9HNX8HUN8fB3UXD0A-KAAMcgx5DQYB4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh_ub2RgaGRgbmpkZOxoaEycKgBkbCZ3</recordid><startdate>20120607</startdate><enddate>20120607</enddate><creator>NAFFZIGER, SAMUEL D</creator><creator>BONDALAPATI, KIRAN</creator><creator>PETRY, JOHN P</creator><scope>EVB</scope></search><sort><creationdate>20120607</creationdate><title>MAXIMUM CURRENT LIMITING METHOD AND APPARATUS</title><author>NAFFZIGER, SAMUEL D ; BONDALAPATI, KIRAN ; PETRY, JOHN P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_WO2012075223A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre</language><creationdate>2012</creationdate><topic>CALCULATING</topic><topic>CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>PHYSICS</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><topic>TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</topic><toplevel>online_resources</toplevel><creatorcontrib>NAFFZIGER, SAMUEL D</creatorcontrib><creatorcontrib>BONDALAPATI, KIRAN</creatorcontrib><creatorcontrib>PETRY, JOHN P</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAFFZIGER, SAMUEL D</au><au>BONDALAPATI, KIRAN</au><au>PETRY, JOHN P</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MAXIMUM CURRENT LIMITING METHOD AND APPARATUS</title><date>2012-06-07</date><risdate>2012</risdate><abstract>The maximum current is limited in a multi-processor core system by monitoring the latest power consumption in the processor cores, in order to prevent a system shutdown as a result of an over-current event. If the sum of the latest power of the processor cores exceeds a threshold limit, a performance state (P-state) limit is enforced in the processor cores. The P-state limit causes a P-state change to a lower frequency, voltage and thus a lower current.
Selon l'invention, le courant maximal est limité dans un système à multiples coeurs de processeur par surveillance de la puissance consommée la plus récente dans les coeurs de processeur, de façon à empêcher un arrêt du système suite à un évènement de surintensité. Si la somme de la puissance la plus récente des coeurs de processeur dépasse une limite seuil, une limite d'état de fonctionnement (état P) est appliquée dans les coeurs de processeur. La limite d'état P provoque un changement d'état P vers une plus basse fréquence, une plus faible tension et ainsi un plus faible courant.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre |
recordid | cdi_epo_espacenet_WO2012075223A1 |
source | esp@cenet |
subjects | CALCULATING CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS PHYSICS TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE |
title | MAXIMUM CURRENT LIMITING METHOD AND APPARATUS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T03%3A10%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAFFZIGER,%20SAMUEL%20D&rft.date=2012-06-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EWO2012075223A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |