Non-volatile semiconductor storage device

A non-volatile semiconductor storage device includes: a memory cell array having memory cells arranged therein, the memory cells storing data in a non-volatile manner; and a plurality of transfer transistors transferring a voltage to the memory cells, the voltage to be supplied for data read, write...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hosono, Koji, Nakamura, Dai, Shimane, Takeshi, Koyanagi, Masaru, Kutsukake, Hiroyuki, Noguchi, Mitsuhiro, Gomikawa, Kenji, Aoi, Takashi
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hosono, Koji
Nakamura, Dai
Shimane, Takeshi
Koyanagi, Masaru
Kutsukake, Hiroyuki
Noguchi, Mitsuhiro
Gomikawa, Kenji
Aoi, Takashi
description A non-volatile semiconductor storage device includes: a memory cell array having memory cells arranged therein, the memory cells storing data in a non-volatile manner; and a plurality of transfer transistors transferring a voltage to the memory cells, the voltage to be supplied for data read, write and erase operations with respect to the memory cells. Each of the transfer transistors includes: a gate electrode formed on a semiconductor substrate via a gate insulation film; and diffusion layers formed to sandwich the gate electrode therebetween and functioning as drain/source layers. Upper layer wirings are provided above the diffusion layers and provided with a predetermined voltage to prevent depletion of the diffusion layers at least when the transfer transistors become conductive.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_USRE47355EE</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>USRE47355EE</sourcerecordid><originalsourceid>FETCH-epo_espacenet_USRE47355EE3</originalsourceid><addsrcrecordid>eNrjZND0y8_TLcvPSSzJzElVKE7NzUzOz0spTS7JL1IoBhKJ6akKKallmcmpPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7UkPjQ4yNXE3NjU1NXVmAglAO_1KWg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Non-volatile semiconductor storage device</title><source>esp@cenet</source><creator>Hosono, Koji ; Nakamura, Dai ; Shimane, Takeshi ; Koyanagi, Masaru ; Kutsukake, Hiroyuki ; Noguchi, Mitsuhiro ; Gomikawa, Kenji ; Aoi, Takashi</creator><creatorcontrib>Hosono, Koji ; Nakamura, Dai ; Shimane, Takeshi ; Koyanagi, Masaru ; Kutsukake, Hiroyuki ; Noguchi, Mitsuhiro ; Gomikawa, Kenji ; Aoi, Takashi</creatorcontrib><description>A non-volatile semiconductor storage device includes: a memory cell array having memory cells arranged therein, the memory cells storing data in a non-volatile manner; and a plurality of transfer transistors transferring a voltage to the memory cells, the voltage to be supplied for data read, write and erase operations with respect to the memory cells. Each of the transfer transistors includes: a gate electrode formed on a semiconductor substrate via a gate insulation film; and diffusion layers formed to sandwich the gate electrode therebetween and functioning as drain/source layers. Upper layer wirings are provided above the diffusion layers and provided with a predetermined voltage to prevent depletion of the diffusion layers at least when the transfer transistors become conductive.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190416&amp;DB=EPODOC&amp;CC=US&amp;NR=RE47355E$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190416&amp;DB=EPODOC&amp;CC=US&amp;NR=RE47355E$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hosono, Koji</creatorcontrib><creatorcontrib>Nakamura, Dai</creatorcontrib><creatorcontrib>Shimane, Takeshi</creatorcontrib><creatorcontrib>Koyanagi, Masaru</creatorcontrib><creatorcontrib>Kutsukake, Hiroyuki</creatorcontrib><creatorcontrib>Noguchi, Mitsuhiro</creatorcontrib><creatorcontrib>Gomikawa, Kenji</creatorcontrib><creatorcontrib>Aoi, Takashi</creatorcontrib><title>Non-volatile semiconductor storage device</title><description>A non-volatile semiconductor storage device includes: a memory cell array having memory cells arranged therein, the memory cells storing data in a non-volatile manner; and a plurality of transfer transistors transferring a voltage to the memory cells, the voltage to be supplied for data read, write and erase operations with respect to the memory cells. Each of the transfer transistors includes: a gate electrode formed on a semiconductor substrate via a gate insulation film; and diffusion layers formed to sandwich the gate electrode therebetween and functioning as drain/source layers. Upper layer wirings are provided above the diffusion layers and provided with a predetermined voltage to prevent depletion of the diffusion layers at least when the transfer transistors become conductive.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND0y8_TLcvPSSzJzElVKE7NzUzOz0spTS7JL1IoBhKJ6akKKallmcmpPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7UkPjQ4yNXE3NjU1NXVmAglAO_1KWg</recordid><startdate>20190416</startdate><enddate>20190416</enddate><creator>Hosono, Koji</creator><creator>Nakamura, Dai</creator><creator>Shimane, Takeshi</creator><creator>Koyanagi, Masaru</creator><creator>Kutsukake, Hiroyuki</creator><creator>Noguchi, Mitsuhiro</creator><creator>Gomikawa, Kenji</creator><creator>Aoi, Takashi</creator><scope>EVB</scope></search><sort><creationdate>20190416</creationdate><title>Non-volatile semiconductor storage device</title><author>Hosono, Koji ; Nakamura, Dai ; Shimane, Takeshi ; Koyanagi, Masaru ; Kutsukake, Hiroyuki ; Noguchi, Mitsuhiro ; Gomikawa, Kenji ; Aoi, Takashi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_USRE47355EE3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Hosono, Koji</creatorcontrib><creatorcontrib>Nakamura, Dai</creatorcontrib><creatorcontrib>Shimane, Takeshi</creatorcontrib><creatorcontrib>Koyanagi, Masaru</creatorcontrib><creatorcontrib>Kutsukake, Hiroyuki</creatorcontrib><creatorcontrib>Noguchi, Mitsuhiro</creatorcontrib><creatorcontrib>Gomikawa, Kenji</creatorcontrib><creatorcontrib>Aoi, Takashi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hosono, Koji</au><au>Nakamura, Dai</au><au>Shimane, Takeshi</au><au>Koyanagi, Masaru</au><au>Kutsukake, Hiroyuki</au><au>Noguchi, Mitsuhiro</au><au>Gomikawa, Kenji</au><au>Aoi, Takashi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Non-volatile semiconductor storage device</title><date>2019-04-16</date><risdate>2019</risdate><abstract>A non-volatile semiconductor storage device includes: a memory cell array having memory cells arranged therein, the memory cells storing data in a non-volatile manner; and a plurality of transfer transistors transferring a voltage to the memory cells, the voltage to be supplied for data read, write and erase operations with respect to the memory cells. Each of the transfer transistors includes: a gate electrode formed on a semiconductor substrate via a gate insulation film; and diffusion layers formed to sandwich the gate electrode therebetween and functioning as drain/source layers. Upper layer wirings are provided above the diffusion layers and provided with a predetermined voltage to prevent depletion of the diffusion layers at least when the transfer transistors become conductive.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_USRE47355EE
source esp@cenet
subjects ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
title Non-volatile semiconductor storage device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T17%3A57%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hosono,%20Koji&rft.date=2019-04-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUSRE47355EE%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true