Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same
An annular dielectric spacer can be formed at a level of a joint-level dielectric material layer between vertically neighboring pairs of alternating stacks of insulating layers and spacer material layers. After formation of a memory opening through multiple alternating stacks and formation of a memo...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Nakamura, Tadashi Kinoshita, Hiroyuki Yonemochi, Yasuaki Tokunaga, Kazuya Chowdhury, Murshed Ogawa, Hiroyuki Iwata, Dai Yoshizawa, Kazutaka Liu, Jin Xu, Jiyin Gunji-Yoneoka, Marika Baenninger, Matthias |
description | An annular dielectric spacer can be formed at a level of a joint-level dielectric material layer between vertically neighboring pairs of alternating stacks of insulating layers and spacer material layers. After formation of a memory opening through multiple alternating stacks and formation of a memory film therein, an anisotropic etch can be performed to remove a horizontal bottom portion of the memory film. The annular dielectric spacer can protect underlying portions of the memory film during the anisotropic etch. In addition, a silicon nitride barrier may be employed to suppress hydrogen diffusion at an edge region of peripheral devices. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9991280B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9991280B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9991280B23</originalsourceid><addsrcrecordid>eNqNjLEOAUEURbdRCP7h_cAmrMa2hGhUqGUyc9kXM282M2-JL_DbltCrbnJyzxkWz13nlUtlJNImAaXjAMkcxXgKCDE9yOHGFplsFDUsLBcyIp03iRzDw2piS7k1FinTnbVh-bmxxVvIveF6pk10meKZgrm-O9qAsgkYF4Oz8RmT744K2qwPq22JNp7wSQv0dNzXdT2rFtNlNf_j8gKXBEyZ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same</title><source>esp@cenet</source><creator>Nakamura, Tadashi ; Kinoshita, Hiroyuki ; Yonemochi, Yasuaki ; Tokunaga, Kazuya ; Chowdhury, Murshed ; Ogawa, Hiroyuki ; Iwata, Dai ; Yoshizawa, Kazutaka ; Liu, Jin ; Xu, Jiyin ; Gunji-Yoneoka, Marika ; Baenninger, Matthias</creator><creatorcontrib>Nakamura, Tadashi ; Kinoshita, Hiroyuki ; Yonemochi, Yasuaki ; Tokunaga, Kazuya ; Chowdhury, Murshed ; Ogawa, Hiroyuki ; Iwata, Dai ; Yoshizawa, Kazutaka ; Liu, Jin ; Xu, Jiyin ; Gunji-Yoneoka, Marika ; Baenninger, Matthias</creatorcontrib><description>An annular dielectric spacer can be formed at a level of a joint-level dielectric material layer between vertically neighboring pairs of alternating stacks of insulating layers and spacer material layers. After formation of a memory opening through multiple alternating stacks and formation of a memory film therein, an anisotropic etch can be performed to remove a horizontal bottom portion of the memory film. The annular dielectric spacer can protect underlying portions of the memory film during the anisotropic etch. In addition, a silicon nitride barrier may be employed to suppress hydrogen diffusion at an edge region of peripheral devices.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180605&DB=EPODOC&CC=US&NR=9991280B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180605&DB=EPODOC&CC=US&NR=9991280B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Nakamura, Tadashi</creatorcontrib><creatorcontrib>Kinoshita, Hiroyuki</creatorcontrib><creatorcontrib>Yonemochi, Yasuaki</creatorcontrib><creatorcontrib>Tokunaga, Kazuya</creatorcontrib><creatorcontrib>Chowdhury, Murshed</creatorcontrib><creatorcontrib>Ogawa, Hiroyuki</creatorcontrib><creatorcontrib>Iwata, Dai</creatorcontrib><creatorcontrib>Yoshizawa, Kazutaka</creatorcontrib><creatorcontrib>Liu, Jin</creatorcontrib><creatorcontrib>Xu, Jiyin</creatorcontrib><creatorcontrib>Gunji-Yoneoka, Marika</creatorcontrib><creatorcontrib>Baenninger, Matthias</creatorcontrib><title>Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same</title><description>An annular dielectric spacer can be formed at a level of a joint-level dielectric material layer between vertically neighboring pairs of alternating stacks of insulating layers and spacer material layers. After formation of a memory opening through multiple alternating stacks and formation of a memory film therein, an anisotropic etch can be performed to remove a horizontal bottom portion of the memory film. The annular dielectric spacer can protect underlying portions of the memory film during the anisotropic etch. In addition, a silicon nitride barrier may be employed to suppress hydrogen diffusion at an edge region of peripheral devices.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEOAUEURbdRCP7h_cAmrMa2hGhUqGUyc9kXM282M2-JL_DbltCrbnJyzxkWz13nlUtlJNImAaXjAMkcxXgKCDE9yOHGFplsFDUsLBcyIp03iRzDw2piS7k1FinTnbVh-bmxxVvIveF6pk10meKZgrm-O9qAsgkYF4Oz8RmT744K2qwPq22JNp7wSQv0dNzXdT2rFtNlNf_j8gKXBEyZ</recordid><startdate>20180605</startdate><enddate>20180605</enddate><creator>Nakamura, Tadashi</creator><creator>Kinoshita, Hiroyuki</creator><creator>Yonemochi, Yasuaki</creator><creator>Tokunaga, Kazuya</creator><creator>Chowdhury, Murshed</creator><creator>Ogawa, Hiroyuki</creator><creator>Iwata, Dai</creator><creator>Yoshizawa, Kazutaka</creator><creator>Liu, Jin</creator><creator>Xu, Jiyin</creator><creator>Gunji-Yoneoka, Marika</creator><creator>Baenninger, Matthias</creator><scope>EVB</scope></search><sort><creationdate>20180605</creationdate><title>Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same</title><author>Nakamura, Tadashi ; Kinoshita, Hiroyuki ; Yonemochi, Yasuaki ; Tokunaga, Kazuya ; Chowdhury, Murshed ; Ogawa, Hiroyuki ; Iwata, Dai ; Yoshizawa, Kazutaka ; Liu, Jin ; Xu, Jiyin ; Gunji-Yoneoka, Marika ; Baenninger, Matthias</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9991280B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Nakamura, Tadashi</creatorcontrib><creatorcontrib>Kinoshita, Hiroyuki</creatorcontrib><creatorcontrib>Yonemochi, Yasuaki</creatorcontrib><creatorcontrib>Tokunaga, Kazuya</creatorcontrib><creatorcontrib>Chowdhury, Murshed</creatorcontrib><creatorcontrib>Ogawa, Hiroyuki</creatorcontrib><creatorcontrib>Iwata, Dai</creatorcontrib><creatorcontrib>Yoshizawa, Kazutaka</creatorcontrib><creatorcontrib>Liu, Jin</creatorcontrib><creatorcontrib>Xu, Jiyin</creatorcontrib><creatorcontrib>Gunji-Yoneoka, Marika</creatorcontrib><creatorcontrib>Baenninger, Matthias</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nakamura, Tadashi</au><au>Kinoshita, Hiroyuki</au><au>Yonemochi, Yasuaki</au><au>Tokunaga, Kazuya</au><au>Chowdhury, Murshed</au><au>Ogawa, Hiroyuki</au><au>Iwata, Dai</au><au>Yoshizawa, Kazutaka</au><au>Liu, Jin</au><au>Xu, Jiyin</au><au>Gunji-Yoneoka, Marika</au><au>Baenninger, Matthias</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same</title><date>2018-06-05</date><risdate>2018</risdate><abstract>An annular dielectric spacer can be formed at a level of a joint-level dielectric material layer between vertically neighboring pairs of alternating stacks of insulating layers and spacer material layers. After formation of a memory opening through multiple alternating stacks and formation of a memory film therein, an anisotropic etch can be performed to remove a horizontal bottom portion of the memory film. The annular dielectric spacer can protect underlying portions of the memory film during the anisotropic etch. In addition, a silicon nitride barrier may be employed to suppress hydrogen diffusion at an edge region of peripheral devices.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9991280B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Multi-tier three-dimensional memory devices containing annular dielectric spacers within memory openings and methods of making the same |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T13%3A06%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Nakamura,%20Tadashi&rft.date=2018-06-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9991280B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |