Semiconductor structure with enhanced withstand voltage
A semiconductor structure including a substrate, a buffer layer, a superlattice formed on the buffer layer, the superlattice including a pattern including n layers made of different materials, n being at least equal to 2, each layer including an AlxGayInwBzN type material where x+y+w+z=1, the thickn...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!