Configuration based cache coherency protocol selection

Topology of clusters of processors of a computer configuration, configured to support any of a plurality of cache coherency protocols, is discovered at initialization time to determine which one of the plurality of cache coherency protocols is to be used to handle coherency requests of the configura...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	O'Neill Arthur J, Berger Deanna P, Sonnelitter, III Robert J, Ambroladze Ekaterina M, Fee Michael F
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	O'Neill Arthur J Berger Deanna P Sonnelitter, III Robert J Ambroladze Ekaterina M Fee Michael F
description	Topology of clusters of processors of a computer configuration, configured to support any of a plurality of cache coherency protocols, is discovered at initialization time to determine which one of the plurality of cache coherency protocols is to be used to handle coherency requests of the configuration.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9898407B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9898407B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9898407B23</originalsourceid><addsrcrecordid>eNrjZDBzzs9Ly0wvLUosyczPU0hKLE5NUUhOTM5IVUjOz0gtSs1LrlQoKMovyU_Oz1EoTs1JTQYp5GFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBlhaWFiYG5k5GxkQoAQB_By3s</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Configuration based cache coherency protocol selection</title><source>esp@cenet</source><creator>O'Neill Arthur J ; Berger Deanna P ; Sonnelitter, III Robert J ; Ambroladze Ekaterina M ; Fee Michael F</creator><creatorcontrib>O'Neill Arthur J ; Berger Deanna P ; Sonnelitter, III Robert J ; Ambroladze Ekaterina M ; Fee Michael F</creatorcontrib><description>Topology of clusters of processors of a computer configuration, configured to support any of a plurality of cache coherency protocols, is discovered at initialization time to determine which one of the plurality of cache coherency protocols is to be used to handle coherency requests of the configuration.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180220&DB=EPODOC&CC=US&NR=9898407B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180220&DB=EPODOC&CC=US&NR=9898407B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>O'Neill Arthur J</creatorcontrib><creatorcontrib>Berger Deanna P</creatorcontrib><creatorcontrib>Sonnelitter, III Robert J</creatorcontrib><creatorcontrib>Ambroladze Ekaterina M</creatorcontrib><creatorcontrib>Fee Michael F</creatorcontrib><title>Configuration based cache coherency protocol selection</title><description>Topology of clusters of processors of a computer configuration, configured to support any of a plurality of cache coherency protocols, is discovered at initialization time to determine which one of the plurality of cache coherency protocols is to be used to handle coherency requests of the configuration.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBzzs9Ly0wvLUosyczPU0hKLE5NUUhOTM5IVUjOz0gtSs1LrlQoKMovyU_Oz1EoTs1JTQYp5GFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBlhaWFiYG5k5GxkQoAQB_By3s</recordid><startdate>20180220</startdate><enddate>20180220</enddate><creator>O'Neill Arthur J</creator><creator>Berger Deanna P</creator><creator>Sonnelitter, III Robert J</creator><creator>Ambroladze Ekaterina M</creator><creator>Fee Michael F</creator><scope>EVB</scope></search><sort><creationdate>20180220</creationdate><title>Configuration based cache coherency protocol selection</title><author>O'Neill Arthur J ; Berger Deanna P ; Sonnelitter, III Robert J ; Ambroladze Ekaterina M ; Fee Michael F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9898407B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>O'Neill Arthur J</creatorcontrib><creatorcontrib>Berger Deanna P</creatorcontrib><creatorcontrib>Sonnelitter, III Robert J</creatorcontrib><creatorcontrib>Ambroladze Ekaterina M</creatorcontrib><creatorcontrib>Fee Michael F</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>O'Neill Arthur J</au><au>Berger Deanna P</au><au>Sonnelitter, III Robert J</au><au>Ambroladze Ekaterina M</au><au>Fee Michael F</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Configuration based cache coherency protocol selection</title><date>2018-02-20</date><risdate>2018</risdate><abstract>Topology of clusters of processors of a computer configuration, configured to support any of a plurality of cache coherency protocols, is discovered at initialization time to determine which one of the plurality of cache coherency protocols is to be used to handle coherency requests of the configuration.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US9898407B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Configuration based cache coherency protocol selection
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T07%3A19%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=O'Neill%20Arthur%20J&rft.date=2018-02-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9898407B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true