Encapsulating metadata of a platform for application-specific tailoring and reuse of the platform in an integrated circuit
Application-specific tailoring and reuse of a platform for a target integrated circuit may include determining, using a processor, a plurality of unused interfaces of the platform and determining, using the processor, connectivity of a circuit block to be coupled to the platform within the target in...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Kathail Vinod K Sun Hua Mohan Sundararajarao Carrillo Jorge E Hwang L. James |
description | Application-specific tailoring and reuse of a platform for a target integrated circuit may include determining, using a processor, a plurality of unused interfaces of the platform and determining, using the processor, connectivity of a circuit block to be coupled to the platform within the target integrated circuit. The method may include coupling, using the processor, the circuit block to the platform using an interface that is compatible with the circuit block and selected from the plurality of unused interfaces of the platform. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9880966B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9880966B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9880966B13</originalsourceid><addsrcrecordid>eNqNi7EKwkAQRNNYiPoP-wMBRQhJq0Ts1VqWzV5cuNwtd5vGr_cCgq3NDMy8t67efSDUPHs0CSNMbDigIUQHCFpWF9MEJQBVvVDBYqizMokTAkPxMS0mhgESz5kX1V78kyWUs6TxmNB4AJJEs9i2Wjn0mXff3lRw6e_na80an5wViQPb83Hr2nbfNc3pcPwD-QD3mkcg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Encapsulating metadata of a platform for application-specific tailoring and reuse of the platform in an integrated circuit</title><source>esp@cenet</source><creator>Kathail Vinod K ; Sun Hua ; Mohan Sundararajarao ; Carrillo Jorge E ; Hwang L. James</creator><creatorcontrib>Kathail Vinod K ; Sun Hua ; Mohan Sundararajarao ; Carrillo Jorge E ; Hwang L. James</creatorcontrib><description>Application-specific tailoring and reuse of a platform for a target integrated circuit may include determining, using a processor, a plurality of unused interfaces of the platform and determining, using the processor, connectivity of a circuit block to be coupled to the platform within the target integrated circuit. The method may include coupling, using the processor, the circuit block to the platform using an interface that is compatible with the circuit block and selected from the plurality of unused interfaces of the platform.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180130&DB=EPODOC&CC=US&NR=9880966B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180130&DB=EPODOC&CC=US&NR=9880966B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kathail Vinod K</creatorcontrib><creatorcontrib>Sun Hua</creatorcontrib><creatorcontrib>Mohan Sundararajarao</creatorcontrib><creatorcontrib>Carrillo Jorge E</creatorcontrib><creatorcontrib>Hwang L. James</creatorcontrib><title>Encapsulating metadata of a platform for application-specific tailoring and reuse of the platform in an integrated circuit</title><description>Application-specific tailoring and reuse of a platform for a target integrated circuit may include determining, using a processor, a plurality of unused interfaces of the platform and determining, using the processor, connectivity of a circuit block to be coupled to the platform within the target integrated circuit. The method may include coupling, using the processor, the circuit block to the platform using an interface that is compatible with the circuit block and selected from the plurality of unused interfaces of the platform.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7EKwkAQRNNYiPoP-wMBRQhJq0Ts1VqWzV5cuNwtd5vGr_cCgq3NDMy8t67efSDUPHs0CSNMbDigIUQHCFpWF9MEJQBVvVDBYqizMokTAkPxMS0mhgESz5kX1V78kyWUs6TxmNB4AJJEs9i2Wjn0mXff3lRw6e_na80an5wViQPb83Hr2nbfNc3pcPwD-QD3mkcg</recordid><startdate>20180130</startdate><enddate>20180130</enddate><creator>Kathail Vinod K</creator><creator>Sun Hua</creator><creator>Mohan Sundararajarao</creator><creator>Carrillo Jorge E</creator><creator>Hwang L. James</creator><scope>EVB</scope></search><sort><creationdate>20180130</creationdate><title>Encapsulating metadata of a platform for application-specific tailoring and reuse of the platform in an integrated circuit</title><author>Kathail Vinod K ; Sun Hua ; Mohan Sundararajarao ; Carrillo Jorge E ; Hwang L. James</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9880966B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Kathail Vinod K</creatorcontrib><creatorcontrib>Sun Hua</creatorcontrib><creatorcontrib>Mohan Sundararajarao</creatorcontrib><creatorcontrib>Carrillo Jorge E</creatorcontrib><creatorcontrib>Hwang L. James</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kathail Vinod K</au><au>Sun Hua</au><au>Mohan Sundararajarao</au><au>Carrillo Jorge E</au><au>Hwang L. James</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Encapsulating metadata of a platform for application-specific tailoring and reuse of the platform in an integrated circuit</title><date>2018-01-30</date><risdate>2018</risdate><abstract>Application-specific tailoring and reuse of a platform for a target integrated circuit may include determining, using a processor, a plurality of unused interfaces of the platform and determining, using the processor, connectivity of a circuit block to be coupled to the platform within the target integrated circuit. The method may include coupling, using the processor, the circuit block to the platform using an interface that is compatible with the circuit block and selected from the plurality of unused interfaces of the platform.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9880966B1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Encapsulating metadata of a platform for application-specific tailoring and reuse of the platform in an integrated circuit |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T20%3A27%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kathail%20Vinod%20K&rft.date=2018-01-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9880966B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |