Shared memory interleavings for instruction atomicity violations
A system, processor, and method to record the interleavings of shared memory accesses in the presence of complex multi-operation instructions. An extension to instruction atomicity (IA) is disclosed that makes it possible for software to infer partial information about a multi-operation execution if...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Danne Klaus Pokam Gilles A Kassa Rolf Kranich Tim Pereira Cristiano L Gottschlich Justin E Hu Shiliang |
| description | A system, processor, and method to record the interleavings of shared memory accesses in the presence of complex multi-operation instructions. An extension to instruction atomicity (IA) is disclosed that makes it possible for software to infer partial information about a multi-operation execution if the hardware has recorded a dependency due to an instruction atomicity violation (IAV). By monitoring the progress of a multi-operation instruction, the need for complex multi-operation emulation is unnecessary. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9875108B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9875108B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9875108B23</originalsourceid><addsrcrecordid>eNrjZHAIzkgsSk1RyE3NzS-qVMjMK0ktyklNLMvMSy9WSMsvAooUlxSVJpdk5ucpJJbk52YmZ5ZUKpRl5uckgsSKeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwpYW5qaGBhZORMRFKAPOEMlQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Shared memory interleavings for instruction atomicity violations</title><source>esp@cenet</source><creator>Danne Klaus ; Pokam Gilles A ; Kassa Rolf ; Kranich Tim ; Pereira Cristiano L ; Gottschlich Justin E ; Hu Shiliang</creator><creatorcontrib>Danne Klaus ; Pokam Gilles A ; Kassa Rolf ; Kranich Tim ; Pereira Cristiano L ; Gottschlich Justin E ; Hu Shiliang</creatorcontrib><description>A system, processor, and method to record the interleavings of shared memory accesses in the presence of complex multi-operation instructions. An extension to instruction atomicity (IA) is disclosed that makes it possible for software to infer partial information about a multi-operation execution if the hardware has recorded a dependency due to an instruction atomicity violation (IAV). By monitoring the progress of a multi-operation instruction, the need for complex multi-operation emulation is unnecessary.</description><language>eng</language><subject>CALCULATING ; CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE ; CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS,e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USERAPPLICATIONS ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; PHYSICS ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS ; TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180123&DB=EPODOC&CC=US&NR=9875108B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180123&DB=EPODOC&CC=US&NR=9875108B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Danne Klaus</creatorcontrib><creatorcontrib>Pokam Gilles A</creatorcontrib><creatorcontrib>Kassa Rolf</creatorcontrib><creatorcontrib>Kranich Tim</creatorcontrib><creatorcontrib>Pereira Cristiano L</creatorcontrib><creatorcontrib>Gottschlich Justin E</creatorcontrib><creatorcontrib>Hu Shiliang</creatorcontrib><title>Shared memory interleavings for instruction atomicity violations</title><description>A system, processor, and method to record the interleavings of shared memory accesses in the presence of complex multi-operation instructions. An extension to instruction atomicity (IA) is disclosed that makes it possible for software to infer partial information about a multi-operation execution if the hardware has recorded a dependency due to an instruction atomicity violation (IAV). By monitoring the progress of a multi-operation instruction, the need for complex multi-operation emulation is unnecessary.</description><subject>CALCULATING</subject><subject>CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE</subject><subject>CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS,e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USERAPPLICATIONS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>PHYSICS</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><subject>TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAIzkgsSk1RyE3NzS-qVMjMK0ktyklNLMvMSy9WSMsvAooUlxSVJpdk5ucpJJbk52YmZ5ZUKpRl5uckgsSKeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwpYW5qaGBhZORMRFKAPOEMlQ</recordid><startdate>20180123</startdate><enddate>20180123</enddate><creator>Danne Klaus</creator><creator>Pokam Gilles A</creator><creator>Kassa Rolf</creator><creator>Kranich Tim</creator><creator>Pereira Cristiano L</creator><creator>Gottschlich Justin E</creator><creator>Hu Shiliang</creator><scope>EVB</scope></search><sort><creationdate>20180123</creationdate><title>Shared memory interleavings for instruction atomicity violations</title><author>Danne Klaus ; Pokam Gilles A ; Kassa Rolf ; Kranich Tim ; Pereira Cristiano L ; Gottschlich Justin E ; Hu Shiliang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9875108B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE</topic><topic>CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS,e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USERAPPLICATIONS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>PHYSICS</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><topic>TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</topic><toplevel>online_resources</toplevel><creatorcontrib>Danne Klaus</creatorcontrib><creatorcontrib>Pokam Gilles A</creatorcontrib><creatorcontrib>Kassa Rolf</creatorcontrib><creatorcontrib>Kranich Tim</creatorcontrib><creatorcontrib>Pereira Cristiano L</creatorcontrib><creatorcontrib>Gottschlich Justin E</creatorcontrib><creatorcontrib>Hu Shiliang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Danne Klaus</au><au>Pokam Gilles A</au><au>Kassa Rolf</au><au>Kranich Tim</au><au>Pereira Cristiano L</au><au>Gottschlich Justin E</au><au>Hu Shiliang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Shared memory interleavings for instruction atomicity violations</title><date>2018-01-23</date><risdate>2018</risdate><abstract>A system, processor, and method to record the interleavings of shared memory accesses in the presence of complex multi-operation instructions. An extension to instruction atomicity (IA) is disclosed that makes it possible for software to infer partial information about a multi-operation execution if the hardware has recorded a dependency due to an instruction atomicity violation (IAV). By monitoring the progress of a multi-operation instruction, the need for complex multi-operation emulation is unnecessary.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9875108B2 |
| source | esp@cenet |
| subjects | CALCULATING CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION ANDCOMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION ANDCOMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWNENERGY USE CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS,e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USERAPPLICATIONS COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS PHYSICS TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE |
| title | Shared memory interleavings for instruction atomicity violations |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T21%3A04%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Danne%20Klaus&rft.date=2018-01-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9875108B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |