Extended drain metal-oxide-semiconductor transistor
Devices and methods for forming a device are disclosed. A transistor is formed on the substrate. The transistor includes a gate, a source and a drain. An insulation layer is formed on the substrate. The insulation layer is partially disposed on the gate and a sidewall of the gate. The drain is offse...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Wang Xiaoping Benistant Francis Lionel Liu Kun Cao Li |
description | Devices and methods for forming a device are disclosed. A transistor is formed on the substrate. The transistor includes a gate, a source and a drain. An insulation layer is formed on the substrate. The insulation layer is partially disposed on the gate and a sidewall of the gate. The drain is offset from the gate by the insulation layer. An overlayer is formed on the substrate covering the transistor and insulation layer. A field plate in the form of a field plate contact is formed in the overlayer. The field plate contact is disposed on and coupled to the insulation layer for mitigating the formation of electric field adjacent to drain side of the gate. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9871132B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9871132B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9871132B13</originalsourceid><addsrcrecordid>eNrjZDB2rShJzUtJTVFIKUrMzFPITS1JzNHNr8hMSdUtTs3NTM7PSylNLskvUigpSswrziwGMnkYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosKWFuaGhsZGToTERSgDuHCzl</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Extended drain metal-oxide-semiconductor transistor</title><source>esp@cenet</source><creator>Wang Xiaoping ; Benistant Francis Lionel ; Liu Kun ; Cao Li</creator><creatorcontrib>Wang Xiaoping ; Benistant Francis Lionel ; Liu Kun ; Cao Li</creatorcontrib><description>Devices and methods for forming a device are disclosed. A transistor is formed on the substrate. The transistor includes a gate, a source and a drain. An insulation layer is formed on the substrate. The insulation layer is partially disposed on the gate and a sidewall of the gate. The drain is offset from the gate by the insulation layer. An overlayer is formed on the substrate covering the transistor and insulation layer. A field plate in the form of a field plate contact is formed in the overlayer. The field plate contact is disposed on and coupled to the insulation layer for mitigating the formation of electric field adjacent to drain side of the gate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180116&DB=EPODOC&CC=US&NR=9871132B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180116&DB=EPODOC&CC=US&NR=9871132B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wang Xiaoping</creatorcontrib><creatorcontrib>Benistant Francis Lionel</creatorcontrib><creatorcontrib>Liu Kun</creatorcontrib><creatorcontrib>Cao Li</creatorcontrib><title>Extended drain metal-oxide-semiconductor transistor</title><description>Devices and methods for forming a device are disclosed. A transistor is formed on the substrate. The transistor includes a gate, a source and a drain. An insulation layer is formed on the substrate. The insulation layer is partially disposed on the gate and a sidewall of the gate. The drain is offset from the gate by the insulation layer. An overlayer is formed on the substrate covering the transistor and insulation layer. A field plate in the form of a field plate contact is formed in the overlayer. The field plate contact is disposed on and coupled to the insulation layer for mitigating the formation of electric field adjacent to drain side of the gate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB2rShJzUtJTVFIKUrMzFPITS1JzNHNr8hMSdUtTs3NTM7PSylNLskvUigpSswrziwGMnkYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSXxosKWFuaGhsZGToTERSgDuHCzl</recordid><startdate>20180116</startdate><enddate>20180116</enddate><creator>Wang Xiaoping</creator><creator>Benistant Francis Lionel</creator><creator>Liu Kun</creator><creator>Cao Li</creator><scope>EVB</scope></search><sort><creationdate>20180116</creationdate><title>Extended drain metal-oxide-semiconductor transistor</title><author>Wang Xiaoping ; Benistant Francis Lionel ; Liu Kun ; Cao Li</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9871132B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Wang Xiaoping</creatorcontrib><creatorcontrib>Benistant Francis Lionel</creatorcontrib><creatorcontrib>Liu Kun</creatorcontrib><creatorcontrib>Cao Li</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wang Xiaoping</au><au>Benistant Francis Lionel</au><au>Liu Kun</au><au>Cao Li</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Extended drain metal-oxide-semiconductor transistor</title><date>2018-01-16</date><risdate>2018</risdate><abstract>Devices and methods for forming a device are disclosed. A transistor is formed on the substrate. The transistor includes a gate, a source and a drain. An insulation layer is formed on the substrate. The insulation layer is partially disposed on the gate and a sidewall of the gate. The drain is offset from the gate by the insulation layer. An overlayer is formed on the substrate covering the transistor and insulation layer. A field plate in the form of a field plate contact is formed in the overlayer. The field plate contact is disposed on and coupled to the insulation layer for mitigating the formation of electric field adjacent to drain side of the gate.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9871132B1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Extended drain metal-oxide-semiconductor transistor |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T11%3A32%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wang%20Xiaoping&rft.date=2018-01-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9871132B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |