Scheduling application tasks only on logical processors of a first set and operating system interferences in logical processors of a second set

A method, information processing system, and computer program product are provided for managing operating system interference on applications in a parallel processing system. A mapping of hardware multi-threading threads to at least one processing core is determined, and first and second sets of log...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fong Liana L, Lewars John, Veale Brian F, Divirgilio John, Seelam Seetharami R
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fong Liana L
Lewars John
Veale Brian F
Divirgilio John
Seelam Seetharami R
description A method, information processing system, and computer program product are provided for managing operating system interference on applications in a parallel processing system. A mapping of hardware multi-threading threads to at least one processing core is determined, and first and second sets of logical processors of the at least one processing core are determined. The first set includes at least one of the logical processors of the at least one processing core, and the second set includes at least one of a remainder of the logical processors of the at least one processing core. A processor schedules application tasks only on the logical processors of the first set of logical processors of the at least one processing core. Operating system interference events are scheduled only on the logical processors of the second set of logical processors of the at least one processing core.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9836334B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9836334B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9836334B23</originalsourceid><addsrcrecordid>eNqNjLEOwjAMRLswIOAf_AMsBCFYQSD2wlxFqVOiBjuKzdCv4JfxwIrEcqfT3b15827DA_tXTjSALyWn4DUxgXoZBZjyZAKZBysylMoBRbhaFcFDTFUUBBU89cAFq72NJJMoPiGRYo1Ykexl6SdHMLABDLRsZtFnwdXXFw1czrfTdY2FO5TiAxJqd28Pe7dzbnvcuD8mH_-pTzg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Scheduling application tasks only on logical processors of a first set and operating system interferences in logical processors of a second set</title><source>esp@cenet</source><creator>Fong Liana L ; Lewars John ; Veale Brian F ; Divirgilio John ; Seelam Seetharami R</creator><creatorcontrib>Fong Liana L ; Lewars John ; Veale Brian F ; Divirgilio John ; Seelam Seetharami R</creatorcontrib><description>A method, information processing system, and computer program product are provided for managing operating system interference on applications in a parallel processing system. A mapping of hardware multi-threading threads to at least one processing core is determined, and first and second sets of logical processors of the at least one processing core are determined. The first set includes at least one of the logical processors of the at least one processing core, and the second set includes at least one of a remainder of the logical processors of the at least one processing core. A processor schedules application tasks only on the logical processors of the first set of logical processors of the at least one processing core. Operating system interference events are scheduled only on the logical processors of the second set of logical processors of the at least one processing core.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20171205&amp;DB=EPODOC&amp;CC=US&amp;NR=9836334B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25565,76548</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20171205&amp;DB=EPODOC&amp;CC=US&amp;NR=9836334B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fong Liana L</creatorcontrib><creatorcontrib>Lewars John</creatorcontrib><creatorcontrib>Veale Brian F</creatorcontrib><creatorcontrib>Divirgilio John</creatorcontrib><creatorcontrib>Seelam Seetharami R</creatorcontrib><title>Scheduling application tasks only on logical processors of a first set and operating system interferences in logical processors of a second set</title><description>A method, information processing system, and computer program product are provided for managing operating system interference on applications in a parallel processing system. A mapping of hardware multi-threading threads to at least one processing core is determined, and first and second sets of logical processors of the at least one processing core are determined. The first set includes at least one of the logical processors of the at least one processing core, and the second set includes at least one of a remainder of the logical processors of the at least one processing core. A processor schedules application tasks only on the logical processors of the first set of logical processors of the at least one processing core. Operating system interference events are scheduled only on the logical processors of the second set of logical processors of the at least one processing core.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEOwjAMRLswIOAf_AMsBCFYQSD2wlxFqVOiBjuKzdCv4JfxwIrEcqfT3b15827DA_tXTjSALyWn4DUxgXoZBZjyZAKZBysylMoBRbhaFcFDTFUUBBU89cAFq72NJJMoPiGRYo1Ykexl6SdHMLABDLRsZtFnwdXXFw1czrfTdY2FO5TiAxJqd28Pe7dzbnvcuD8mH_-pTzg</recordid><startdate>20171205</startdate><enddate>20171205</enddate><creator>Fong Liana L</creator><creator>Lewars John</creator><creator>Veale Brian F</creator><creator>Divirgilio John</creator><creator>Seelam Seetharami R</creator><scope>EVB</scope></search><sort><creationdate>20171205</creationdate><title>Scheduling application tasks only on logical processors of a first set and operating system interferences in logical processors of a second set</title><author>Fong Liana L ; Lewars John ; Veale Brian F ; Divirgilio John ; Seelam Seetharami R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9836334B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Fong Liana L</creatorcontrib><creatorcontrib>Lewars John</creatorcontrib><creatorcontrib>Veale Brian F</creatorcontrib><creatorcontrib>Divirgilio John</creatorcontrib><creatorcontrib>Seelam Seetharami R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fong Liana L</au><au>Lewars John</au><au>Veale Brian F</au><au>Divirgilio John</au><au>Seelam Seetharami R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Scheduling application tasks only on logical processors of a first set and operating system interferences in logical processors of a second set</title><date>2017-12-05</date><risdate>2017</risdate><abstract>A method, information processing system, and computer program product are provided for managing operating system interference on applications in a parallel processing system. A mapping of hardware multi-threading threads to at least one processing core is determined, and first and second sets of logical processors of the at least one processing core are determined. The first set includes at least one of the logical processors of the at least one processing core, and the second set includes at least one of a remainder of the logical processors of the at least one processing core. A processor schedules application tasks only on the logical processors of the first set of logical processors of the at least one processing core. Operating system interference events are scheduled only on the logical processors of the second set of logical processors of the at least one processing core.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9836334B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Scheduling application tasks only on logical processors of a first set and operating system interferences in logical processors of a second set
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T13%3A38%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fong%20Liana%20L&rft.date=2017-12-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9836334B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true