Multichannel devices with gate structures to increase breakdown voltage

A transistor device is provided that includes a base structure and a superlattice structure that overlies the base structure. The superlattice structure comprises a multichannel ridge having sides that extend to the base structure. The multichannel ridge comprises a plurality of heterostructures tha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Freitag Ronald G, Howell Robert S, Henry Howell George, Nechay Bettina A, Parke Justin Andrew, Stewart Eric J
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Freitag Ronald G
Howell Robert S
Henry Howell George
Nechay Bettina A
Parke Justin Andrew
Stewart Eric J
description A transistor device is provided that includes a base structure and a superlattice structure that overlies the base structure. The superlattice structure comprises a multichannel ridge having sides that extend to the base structure. The multichannel ridge comprises a plurality of heterostructures that each form a channel of the multichannel ridge. A three-sided gate configuration is provided that wraps around and substantially surrounds the top and sides of the multichannel ridge along at least a portion of its depth. The three-sided gate configuration is configured to re-distribute peak electric fields along the three-sided gate configuration to facilitate the increase in breakdown voltage of the transistor device.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9773897B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9773897B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9773897B23</originalsourceid><addsrcrecordid>eNrjZHD3Lc0pyUzOSMzLS81RSEkty0xOLVYozyzJUEhPLElVKC4pKk0uKS0CCpbkK2TmJRelJhanKiQBqeyU_PI8hbL8nJLE9FQeBta0xJziVF4ozc2g4OYa4uyhm1qQH59aXJCYnJqXWhIfGmxpbm5sYWnuZGRMhBIAXWU0iA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multichannel devices with gate structures to increase breakdown voltage</title><source>esp@cenet</source><creator>Freitag Ronald G ; Howell Robert S ; Henry Howell George ; Nechay Bettina A ; Parke Justin Andrew ; Stewart Eric J</creator><creatorcontrib>Freitag Ronald G ; Howell Robert S ; Henry Howell George ; Nechay Bettina A ; Parke Justin Andrew ; Stewart Eric J</creatorcontrib><description>A transistor device is provided that includes a base structure and a superlattice structure that overlies the base structure. The superlattice structure comprises a multichannel ridge having sides that extend to the base structure. The multichannel ridge comprises a plurality of heterostructures that each form a channel of the multichannel ridge. A three-sided gate configuration is provided that wraps around and substantially surrounds the top and sides of the multichannel ridge along at least a portion of its depth. The three-sided gate configuration is configured to re-distribute peak electric fields along the three-sided gate configuration to facilitate the increase in breakdown voltage of the transistor device.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170926&amp;DB=EPODOC&amp;CC=US&amp;NR=9773897B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170926&amp;DB=EPODOC&amp;CC=US&amp;NR=9773897B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Freitag Ronald G</creatorcontrib><creatorcontrib>Howell Robert S</creatorcontrib><creatorcontrib>Henry Howell George</creatorcontrib><creatorcontrib>Nechay Bettina A</creatorcontrib><creatorcontrib>Parke Justin Andrew</creatorcontrib><creatorcontrib>Stewart Eric J</creatorcontrib><title>Multichannel devices with gate structures to increase breakdown voltage</title><description>A transistor device is provided that includes a base structure and a superlattice structure that overlies the base structure. The superlattice structure comprises a multichannel ridge having sides that extend to the base structure. The multichannel ridge comprises a plurality of heterostructures that each form a channel of the multichannel ridge. A three-sided gate configuration is provided that wraps around and substantially surrounds the top and sides of the multichannel ridge along at least a portion of its depth. The three-sided gate configuration is configured to re-distribute peak electric fields along the three-sided gate configuration to facilitate the increase in breakdown voltage of the transistor device.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD3Lc0pyUzOSMzLS81RSEkty0xOLVYozyzJUEhPLElVKC4pKk0uKS0CCpbkK2TmJRelJhanKiQBqeyU_PI8hbL8nJLE9FQeBta0xJziVF4ozc2g4OYa4uyhm1qQH59aXJCYnJqXWhIfGmxpbm5sYWnuZGRMhBIAXWU0iA</recordid><startdate>20170926</startdate><enddate>20170926</enddate><creator>Freitag Ronald G</creator><creator>Howell Robert S</creator><creator>Henry Howell George</creator><creator>Nechay Bettina A</creator><creator>Parke Justin Andrew</creator><creator>Stewart Eric J</creator><scope>EVB</scope></search><sort><creationdate>20170926</creationdate><title>Multichannel devices with gate structures to increase breakdown voltage</title><author>Freitag Ronald G ; Howell Robert S ; Henry Howell George ; Nechay Bettina A ; Parke Justin Andrew ; Stewart Eric J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9773897B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Freitag Ronald G</creatorcontrib><creatorcontrib>Howell Robert S</creatorcontrib><creatorcontrib>Henry Howell George</creatorcontrib><creatorcontrib>Nechay Bettina A</creatorcontrib><creatorcontrib>Parke Justin Andrew</creatorcontrib><creatorcontrib>Stewart Eric J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Freitag Ronald G</au><au>Howell Robert S</au><au>Henry Howell George</au><au>Nechay Bettina A</au><au>Parke Justin Andrew</au><au>Stewart Eric J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multichannel devices with gate structures to increase breakdown voltage</title><date>2017-09-26</date><risdate>2017</risdate><abstract>A transistor device is provided that includes a base structure and a superlattice structure that overlies the base structure. The superlattice structure comprises a multichannel ridge having sides that extend to the base structure. The multichannel ridge comprises a plurality of heterostructures that each form a channel of the multichannel ridge. A three-sided gate configuration is provided that wraps around and substantially surrounds the top and sides of the multichannel ridge along at least a portion of its depth. The three-sided gate configuration is configured to re-distribute peak electric fields along the three-sided gate configuration to facilitate the increase in breakdown voltage of the transistor device.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9773897B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Multichannel devices with gate structures to increase breakdown voltage
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T22%3A27%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Freitag%20Ronald%20G&rft.date=2017-09-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9773897B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true