Techniques for handling errors in persistent memory

Examples may include a basic input/output system (BIOS) for a computing platform communicating with a controller for a non-volatile dual in-line memory module (NVDIMM). Communication between the BIOS and the controller may include a request for the controller to scan and identify error locations in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kumar Mohan J, Raad Camille C, Nachimuthu Murugasamy K
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kumar Mohan J
Raad Camille C
Nachimuthu Murugasamy K
description Examples may include a basic input/output system (BIOS) for a computing platform communicating with a controller for a non-volatile dual in-line memory module (NVDIMM). Communication between the BIOS and the controller may include a request for the controller to scan and identify error locations in non-volatile memory at the NVDIMM. The non-volatile memory may be capable of providing persistent memory for the NVDIMM.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9753793B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9753793B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9753793B23</originalsourceid><addsrcrecordid>eNrjZDAOSU3OyMssLE0tVkjLL1LISMxLycnMS1dILSrKLypWyMxTKEgtKs4sLknNK1HITc3NL6rkYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGW5qbG5pbGTkbGRCgBAN32LMU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Techniques for handling errors in persistent memory</title><source>esp@cenet</source><creator>Kumar Mohan J ; Raad Camille C ; Nachimuthu Murugasamy K</creator><creatorcontrib>Kumar Mohan J ; Raad Camille C ; Nachimuthu Murugasamy K</creatorcontrib><description>Examples may include a basic input/output system (BIOS) for a computing platform communicating with a controller for a non-volatile dual in-line memory module (NVDIMM). Communication between the BIOS and the controller may include a request for the controller to scan and identify error locations in non-volatile memory at the NVDIMM. The non-volatile memory may be capable of providing persistent memory for the NVDIMM.</description><language>eng</language><subject>ADVERTISING ; CALCULATING ; CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY ; COMPUTING ; COUNTING ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; SEALS ; STATIC STORES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170905&amp;DB=EPODOC&amp;CC=US&amp;NR=9753793B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170905&amp;DB=EPODOC&amp;CC=US&amp;NR=9753793B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kumar Mohan J</creatorcontrib><creatorcontrib>Raad Camille C</creatorcontrib><creatorcontrib>Nachimuthu Murugasamy K</creatorcontrib><title>Techniques for handling errors in persistent memory</title><description>Examples may include a basic input/output system (BIOS) for a computing platform communicating with a controller for a non-volatile dual in-line memory module (NVDIMM). Communication between the BIOS and the controller may include a request for the controller to scan and identify error locations in non-volatile memory at the NVDIMM. The non-volatile memory may be capable of providing persistent memory for the NVDIMM.</description><subject>ADVERTISING</subject><subject>CALCULATING</subject><subject>CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEALS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAOSU3OyMssLE0tVkjLL1LISMxLycnMS1dILSrKLypWyMxTKEgtKs4sLknNK1HITc3NL6rkYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGW5qbG5pbGTkbGRCgBAN32LMU</recordid><startdate>20170905</startdate><enddate>20170905</enddate><creator>Kumar Mohan J</creator><creator>Raad Camille C</creator><creator>Nachimuthu Murugasamy K</creator><scope>EVB</scope></search><sort><creationdate>20170905</creationdate><title>Techniques for handling errors in persistent memory</title><author>Kumar Mohan J ; Raad Camille C ; Nachimuthu Murugasamy K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9753793B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>ADVERTISING</topic><topic>CALCULATING</topic><topic>CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEALS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Kumar Mohan J</creatorcontrib><creatorcontrib>Raad Camille C</creatorcontrib><creatorcontrib>Nachimuthu Murugasamy K</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kumar Mohan J</au><au>Raad Camille C</au><au>Nachimuthu Murugasamy K</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Techniques for handling errors in persistent memory</title><date>2017-09-05</date><risdate>2017</risdate><abstract>Examples may include a basic input/output system (BIOS) for a computing platform communicating with a controller for a non-volatile dual in-line memory module (NVDIMM). Communication between the BIOS and the controller may include a request for the controller to scan and identify error locations in non-volatile memory at the NVDIMM. The non-volatile memory may be capable of providing persistent memory for the NVDIMM.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9753793B2
source esp@cenet
subjects ADVERTISING
CALCULATING
CODING OR CIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHERPURPOSES INVOLVING THE NEED FOR SECRECY
COMPUTING
COUNTING
CRYPTOGRAPHY
DISPLAY
EDUCATION
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
SEALS
STATIC STORES
title Techniques for handling errors in persistent memory
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T22%3A55%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kumar%20Mohan%20J&rft.date=2017-09-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9753793B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true