System and method for maintaining system integrity in control systems having multi-lane computational differences

A control system for an aircraft including first and second lanes having respective first and second processors dissimilar to one another and configured to output respective first and second computation data. At least one programmable logic device may be configured to receive the first computation d...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Singer Mark Clifford, Kovalan Mark A, Johnson Douglas R
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Singer Mark Clifford
Kovalan Mark A
Johnson Douglas R
description A control system for an aircraft including first and second lanes having respective first and second processors dissimilar to one another and configured to output respective first and second computation data. At least one programmable logic device may be configured to receive the first computation data output and the second computation data output, determine a difference therebetween, and transmit a corrective computation data output to the first processor and the second processor via respective feedback loops if the difference between the first computation data output and the second computation data output exceeds a predetermined threshold value.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9611033B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9611033B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9611033B13</originalsourceid><addsrcrecordid>eNqNykEKwjAQBdBuXIh6h7lAwRAQ3CoV99V1GdpJG0gmMZkKvb0RewAXwx_-f9vq1S5ZyAPyAJ5kCgOYkMCjZSlneYT8E6WgMVlZygd9YEnBrVuGCd9f6mcntnbIVISPs6DYwOhgsMZQIu4p76uNQZfpsOauglvzuN5riqGjHLEnJume7fmk1FHri9J_kA-90kSs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for maintaining system integrity in control systems having multi-lane computational differences</title><source>esp@cenet</source><creator>Singer Mark Clifford ; Kovalan Mark A ; Johnson Douglas R</creator><creatorcontrib>Singer Mark Clifford ; Kovalan Mark A ; Johnson Douglas R</creatorcontrib><description>A control system for an aircraft including first and second lanes having respective first and second processors dissimilar to one another and configured to output respective first and second computation data. At least one programmable logic device may be configured to receive the first computation data output and the second computation data output, determine a difference therebetween, and transmit a corrective computation data output to the first processor and the second processor via respective feedback loops if the difference between the first computation data output and the second computation data output exceeds a predetermined threshold value.</description><language>eng</language><subject>AEROPLANES ; AIRCRAFT ; AVIATION ; CONTROL OR REGULATING SYSTEMS IN GENERAL ; CONTROLLING ; COSMONAUTICS ; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS ; HELICOPTERS ; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS ; PERFORMING OPERATIONS ; PHYSICS ; REGULATING ; TRANSPORTING</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170404&amp;DB=EPODOC&amp;CC=US&amp;NR=9611033B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170404&amp;DB=EPODOC&amp;CC=US&amp;NR=9611033B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Singer Mark Clifford</creatorcontrib><creatorcontrib>Kovalan Mark A</creatorcontrib><creatorcontrib>Johnson Douglas R</creatorcontrib><title>System and method for maintaining system integrity in control systems having multi-lane computational differences</title><description>A control system for an aircraft including first and second lanes having respective first and second processors dissimilar to one another and configured to output respective first and second computation data. At least one programmable logic device may be configured to receive the first computation data output and the second computation data output, determine a difference therebetween, and transmit a corrective computation data output to the first processor and the second processor via respective feedback loops if the difference between the first computation data output and the second computation data output exceeds a predetermined threshold value.</description><subject>AEROPLANES</subject><subject>AIRCRAFT</subject><subject>AVIATION</subject><subject>CONTROL OR REGULATING SYSTEMS IN GENERAL</subject><subject>CONTROLLING</subject><subject>COSMONAUTICS</subject><subject>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</subject><subject>HELICOPTERS</subject><subject>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PHYSICS</subject><subject>REGULATING</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNykEKwjAQBdBuXIh6h7lAwRAQ3CoV99V1GdpJG0gmMZkKvb0RewAXwx_-f9vq1S5ZyAPyAJ5kCgOYkMCjZSlneYT8E6WgMVlZygd9YEnBrVuGCd9f6mcntnbIVISPs6DYwOhgsMZQIu4p76uNQZfpsOauglvzuN5riqGjHLEnJume7fmk1FHri9J_kA-90kSs</recordid><startdate>20170404</startdate><enddate>20170404</enddate><creator>Singer Mark Clifford</creator><creator>Kovalan Mark A</creator><creator>Johnson Douglas R</creator><scope>EVB</scope></search><sort><creationdate>20170404</creationdate><title>System and method for maintaining system integrity in control systems having multi-lane computational differences</title><author>Singer Mark Clifford ; Kovalan Mark A ; Johnson Douglas R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9611033B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>AEROPLANES</topic><topic>AIRCRAFT</topic><topic>AVIATION</topic><topic>CONTROL OR REGULATING SYSTEMS IN GENERAL</topic><topic>CONTROLLING</topic><topic>COSMONAUTICS</topic><topic>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</topic><topic>HELICOPTERS</topic><topic>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PHYSICS</topic><topic>REGULATING</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Singer Mark Clifford</creatorcontrib><creatorcontrib>Kovalan Mark A</creatorcontrib><creatorcontrib>Johnson Douglas R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Singer Mark Clifford</au><au>Kovalan Mark A</au><au>Johnson Douglas R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for maintaining system integrity in control systems having multi-lane computational differences</title><date>2017-04-04</date><risdate>2017</risdate><abstract>A control system for an aircraft including first and second lanes having respective first and second processors dissimilar to one another and configured to output respective first and second computation data. At least one programmable logic device may be configured to receive the first computation data output and the second computation data output, determine a difference therebetween, and transmit a corrective computation data output to the first processor and the second processor via respective feedback loops if the difference between the first computation data output and the second computation data output exceeds a predetermined threshold value.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9611033B1
source esp@cenet
subjects AEROPLANES
AIRCRAFT
AVIATION
CONTROL OR REGULATING SYSTEMS IN GENERAL
CONTROLLING
COSMONAUTICS
FUNCTIONAL ELEMENTS OF SUCH SYSTEMS
HELICOPTERS
MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS
PERFORMING OPERATIONS
PHYSICS
REGULATING
TRANSPORTING
title System and method for maintaining system integrity in control systems having multi-lane computational differences
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T15%3A50%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Singer%20Mark%20Clifford&rft.date=2017-04-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9611033B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true