Reverse damascene process

The present disclosure relates to a method of forming a back-end-of-the-line metallization layer. The method is performed by forming a plurality of freestanding metal layer structures (i.e., metal layer structures not surrounded by a dielectric material) on a semiconductor substrate within an area d...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Tsai Jian-Shin, Hong Min Hao, Liao Miao-Cheng, Chou You-Hua, Hsiang Ko Hsiang
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Tsai Jian-Shin
Hong Min Hao
Liao Miao-Cheng
Chou You-Hua
Hsiang Ko Hsiang
description The present disclosure relates to a method of forming a back-end-of-the-line metallization layer. The method is performed by forming a plurality of freestanding metal layer structures (i.e., metal layer structures not surrounded by a dielectric material) on a semiconductor substrate within an area defined by a patterned photoresist layer. A diffusion barrier layer is deposited onto the metal layer structure in a manner such that the diffusion barrier layer conforms to the top and sides of the metal layer structure. A dielectric material is formed on the surface of the substrate to fill areas between metal layer structures. The substrate is planarized to remove excess metal and dielectric material and to expose the top of the metal layer structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9607946B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9607946B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9607946B23</originalsourceid><addsrcrecordid>eNrjZJAMSi1LLSpOVUhJzE0sTk7NS1UoKMpPTi0u5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFiSDFJfGhwZZmBuaWJmZORsZEKAEA7nUioA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Reverse damascene process</title><source>esp@cenet</source><creator>Tsai Jian-Shin ; Hong Min Hao ; Liao Miao-Cheng ; Chou You-Hua ; Hsiang Ko Hsiang</creator><creatorcontrib>Tsai Jian-Shin ; Hong Min Hao ; Liao Miao-Cheng ; Chou You-Hua ; Hsiang Ko Hsiang</creatorcontrib><description>The present disclosure relates to a method of forming a back-end-of-the-line metallization layer. The method is performed by forming a plurality of freestanding metal layer structures (i.e., metal layer structures not surrounded by a dielectric material) on a semiconductor substrate within an area defined by a patterned photoresist layer. A diffusion barrier layer is deposited onto the metal layer structure in a manner such that the diffusion barrier layer conforms to the top and sides of the metal layer structure. A dielectric material is formed on the surface of the substrate to fill areas between metal layer structures. The substrate is planarized to remove excess metal and dielectric material and to expose the top of the metal layer structure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170328&amp;DB=EPODOC&amp;CC=US&amp;NR=9607946B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170328&amp;DB=EPODOC&amp;CC=US&amp;NR=9607946B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tsai Jian-Shin</creatorcontrib><creatorcontrib>Hong Min Hao</creatorcontrib><creatorcontrib>Liao Miao-Cheng</creatorcontrib><creatorcontrib>Chou You-Hua</creatorcontrib><creatorcontrib>Hsiang Ko Hsiang</creatorcontrib><title>Reverse damascene process</title><description>The present disclosure relates to a method of forming a back-end-of-the-line metallization layer. The method is performed by forming a plurality of freestanding metal layer structures (i.e., metal layer structures not surrounded by a dielectric material) on a semiconductor substrate within an area defined by a patterned photoresist layer. A diffusion barrier layer is deposited onto the metal layer structure in a manner such that the diffusion barrier layer conforms to the top and sides of the metal layer structure. A dielectric material is formed on the surface of the substrate to fill areas between metal layer structures. The substrate is planarized to remove excess metal and dielectric material and to expose the top of the metal layer structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAMSi1LLSpOVUhJzE0sTk7NS1UoKMpPTi0u5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFiSDFJfGhwZZmBuaWJmZORsZEKAEA7nUioA</recordid><startdate>20170328</startdate><enddate>20170328</enddate><creator>Tsai Jian-Shin</creator><creator>Hong Min Hao</creator><creator>Liao Miao-Cheng</creator><creator>Chou You-Hua</creator><creator>Hsiang Ko Hsiang</creator><scope>EVB</scope></search><sort><creationdate>20170328</creationdate><title>Reverse damascene process</title><author>Tsai Jian-Shin ; Hong Min Hao ; Liao Miao-Cheng ; Chou You-Hua ; Hsiang Ko Hsiang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9607946B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Tsai Jian-Shin</creatorcontrib><creatorcontrib>Hong Min Hao</creatorcontrib><creatorcontrib>Liao Miao-Cheng</creatorcontrib><creatorcontrib>Chou You-Hua</creatorcontrib><creatorcontrib>Hsiang Ko Hsiang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tsai Jian-Shin</au><au>Hong Min Hao</au><au>Liao Miao-Cheng</au><au>Chou You-Hua</au><au>Hsiang Ko Hsiang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Reverse damascene process</title><date>2017-03-28</date><risdate>2017</risdate><abstract>The present disclosure relates to a method of forming a back-end-of-the-line metallization layer. The method is performed by forming a plurality of freestanding metal layer structures (i.e., metal layer structures not surrounded by a dielectric material) on a semiconductor substrate within an area defined by a patterned photoresist layer. A diffusion barrier layer is deposited onto the metal layer structure in a manner such that the diffusion barrier layer conforms to the top and sides of the metal layer structure. A dielectric material is formed on the surface of the substrate to fill areas between metal layer structures. The substrate is planarized to remove excess metal and dielectric material and to expose the top of the metal layer structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9607946B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Reverse damascene process
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T07%3A06%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tsai%20Jian-Shin&rft.date=2017-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9607946B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true