Fuse cell circuit, fuse cell array and memory device including the same
A fuse cell circuit may include a bit line, a first fuse transistor having first and second program states, a first select transistor coupled between one terminal of the first fuse transistor and the bit line, and suitable for turning on when the first fuse transistor is selected, a second fuse tran...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Lee Kang-Seol |
| description | A fuse cell circuit may include a bit line, a first fuse transistor having first and second program states, a first select transistor coupled between one terminal of the first fuse transistor and the bit line, and suitable for turning on when the first fuse transistor is selected, a second fuse transistor including one terminal coupled to the other terminal of the first fuse transistor, and having first and second program states, and a second select transistor coupled between a other terminal of the second fuse transistor and the bit line, and suitable for turning on when the second fuse transistor is selected. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9595529B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9595529B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9595529B23</originalsourceid><addsrcrecordid>eNrjZHB3Ky1OVUhOzclRSM4sSi7NLNFRSIMLJRYVJVYqJOalKOSm5uYXVSqkpJZlJqcqZOYl55SmZOalK5RkpCoUJ-am8jCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSS-NBgS1NLU1MjSycjYyKUAACs_TMc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fuse cell circuit, fuse cell array and memory device including the same</title><source>esp@cenet</source><creator>Lee Kang-Seol</creator><creatorcontrib>Lee Kang-Seol</creatorcontrib><description>A fuse cell circuit may include a bit line, a first fuse transistor having first and second program states, a first select transistor coupled between one terminal of the first fuse transistor and the bit line, and suitable for turning on when the first fuse transistor is selected, a second fuse transistor including one terminal coupled to the other terminal of the first fuse transistor, and having first and second program states, and a second select transistor coupled between a other terminal of the second fuse transistor and the bit line, and suitable for turning on when the second fuse transistor is selected.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170314&DB=EPODOC&CC=US&NR=9595529B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170314&DB=EPODOC&CC=US&NR=9595529B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lee Kang-Seol</creatorcontrib><title>Fuse cell circuit, fuse cell array and memory device including the same</title><description>A fuse cell circuit may include a bit line, a first fuse transistor having first and second program states, a first select transistor coupled between one terminal of the first fuse transistor and the bit line, and suitable for turning on when the first fuse transistor is selected, a second fuse transistor including one terminal coupled to the other terminal of the first fuse transistor, and having first and second program states, and a second select transistor coupled between a other terminal of the second fuse transistor and the bit line, and suitable for turning on when the second fuse transistor is selected.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB3Ky1OVUhOzclRSM4sSi7NLNFRSIMLJRYVJVYqJOalKOSm5uYXVSqkpJZlJqcqZOYl55SmZOalK5RkpCoUJ-am8jCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSS-NBgS1NLU1MjSycjYyKUAACs_TMc</recordid><startdate>20170314</startdate><enddate>20170314</enddate><creator>Lee Kang-Seol</creator><scope>EVB</scope></search><sort><creationdate>20170314</creationdate><title>Fuse cell circuit, fuse cell array and memory device including the same</title><author>Lee Kang-Seol</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9595529B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lee Kang-Seol</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee Kang-Seol</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fuse cell circuit, fuse cell array and memory device including the same</title><date>2017-03-14</date><risdate>2017</risdate><abstract>A fuse cell circuit may include a bit line, a first fuse transistor having first and second program states, a first select transistor coupled between one terminal of the first fuse transistor and the bit line, and suitable for turning on when the first fuse transistor is selected, a second fuse transistor including one terminal coupled to the other terminal of the first fuse transistor, and having first and second program states, and a second select transistor coupled between a other terminal of the second fuse transistor and the bit line, and suitable for turning on when the second fuse transistor is selected.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9595529B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
| title | Fuse cell circuit, fuse cell array and memory device including the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T14%3A06%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lee%20Kang-Seol&rft.date=2017-03-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9595529B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |