Reverse conducting insulated gate bipolar transistor
A semiconductor layer of a reverse conducting insulated gate bipolar transistor is provided with a barrier region of the first conductive type, wherein the barrier region is disposed in the body region and electrically connects to the emitter electrode via a pillar member which extends from the one...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Machida Satoru Yamashita Yusuke Hosokawa Hiroshi Soeno Akitaka Hirabayashi Yasuhiro Senoo Masaru Yasuda Yoshifumi |
description | A semiconductor layer of a reverse conducting insulated gate bipolar transistor is provided with a barrier region of the first conductive type, wherein the barrier region is disposed in the body region and electrically connects to the emitter electrode via a pillar member which extends from the one of main surfaces of the semiconductor layer. The barrier region includes a first barrier partial region, wherein a distance between the first barrier partial region and the drift region is a first distance, and a second barrier partial region, wherein a distance between the second barrier partial region and the drift region is a second distance which is longer than the first distance. The second barrier partial region is in contact with a side surface of an insulated trench gate. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9520487B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9520487B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9520487B23</originalsourceid><addsrcrecordid>eNrjZDAJSi1LLSpOVUjOz0spTS7JzEtXyMwrLs1JLElNUUgHkgpJmQX5OYlFCiVFiXnFmcUl-UU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-NNjS1MjAxMLcyciYCCUAKJ8tSQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Reverse conducting insulated gate bipolar transistor</title><source>esp@cenet</source><creator>Machida Satoru ; Yamashita Yusuke ; Hosokawa Hiroshi ; Soeno Akitaka ; Hirabayashi Yasuhiro ; Senoo Masaru ; Yasuda Yoshifumi</creator><creatorcontrib>Machida Satoru ; Yamashita Yusuke ; Hosokawa Hiroshi ; Soeno Akitaka ; Hirabayashi Yasuhiro ; Senoo Masaru ; Yasuda Yoshifumi</creatorcontrib><description>A semiconductor layer of a reverse conducting insulated gate bipolar transistor is provided with a barrier region of the first conductive type, wherein the barrier region is disposed in the body region and electrically connects to the emitter electrode via a pillar member which extends from the one of main surfaces of the semiconductor layer. The barrier region includes a first barrier partial region, wherein a distance between the first barrier partial region and the drift region is a first distance, and a second barrier partial region, wherein a distance between the second barrier partial region and the drift region is a second distance which is longer than the first distance. The second barrier partial region is in contact with a side surface of an insulated trench gate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161213&DB=EPODOC&CC=US&NR=9520487B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161213&DB=EPODOC&CC=US&NR=9520487B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Machida Satoru</creatorcontrib><creatorcontrib>Yamashita Yusuke</creatorcontrib><creatorcontrib>Hosokawa Hiroshi</creatorcontrib><creatorcontrib>Soeno Akitaka</creatorcontrib><creatorcontrib>Hirabayashi Yasuhiro</creatorcontrib><creatorcontrib>Senoo Masaru</creatorcontrib><creatorcontrib>Yasuda Yoshifumi</creatorcontrib><title>Reverse conducting insulated gate bipolar transistor</title><description>A semiconductor layer of a reverse conducting insulated gate bipolar transistor is provided with a barrier region of the first conductive type, wherein the barrier region is disposed in the body region and electrically connects to the emitter electrode via a pillar member which extends from the one of main surfaces of the semiconductor layer. The barrier region includes a first barrier partial region, wherein a distance between the first barrier partial region and the drift region is a first distance, and a second barrier partial region, wherein a distance between the second barrier partial region and the drift region is a second distance which is longer than the first distance. The second barrier partial region is in contact with a side surface of an insulated trench gate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJSi1LLSpOVUjOz0spTS7JzEtXyMwrLs1JLElNUUgHkgpJmQX5OYlFCiVFiXnFmcUl-UU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-NNjS1MjAxMLcyciYCCUAKJ8tSQ</recordid><startdate>20161213</startdate><enddate>20161213</enddate><creator>Machida Satoru</creator><creator>Yamashita Yusuke</creator><creator>Hosokawa Hiroshi</creator><creator>Soeno Akitaka</creator><creator>Hirabayashi Yasuhiro</creator><creator>Senoo Masaru</creator><creator>Yasuda Yoshifumi</creator><scope>EVB</scope></search><sort><creationdate>20161213</creationdate><title>Reverse conducting insulated gate bipolar transistor</title><author>Machida Satoru ; Yamashita Yusuke ; Hosokawa Hiroshi ; Soeno Akitaka ; Hirabayashi Yasuhiro ; Senoo Masaru ; Yasuda Yoshifumi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9520487B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Machida Satoru</creatorcontrib><creatorcontrib>Yamashita Yusuke</creatorcontrib><creatorcontrib>Hosokawa Hiroshi</creatorcontrib><creatorcontrib>Soeno Akitaka</creatorcontrib><creatorcontrib>Hirabayashi Yasuhiro</creatorcontrib><creatorcontrib>Senoo Masaru</creatorcontrib><creatorcontrib>Yasuda Yoshifumi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Machida Satoru</au><au>Yamashita Yusuke</au><au>Hosokawa Hiroshi</au><au>Soeno Akitaka</au><au>Hirabayashi Yasuhiro</au><au>Senoo Masaru</au><au>Yasuda Yoshifumi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Reverse conducting insulated gate bipolar transistor</title><date>2016-12-13</date><risdate>2016</risdate><abstract>A semiconductor layer of a reverse conducting insulated gate bipolar transistor is provided with a barrier region of the first conductive type, wherein the barrier region is disposed in the body region and electrically connects to the emitter electrode via a pillar member which extends from the one of main surfaces of the semiconductor layer. The barrier region includes a first barrier partial region, wherein a distance between the first barrier partial region and the drift region is a first distance, and a second barrier partial region, wherein a distance between the second barrier partial region and the drift region is a second distance which is longer than the first distance. The second barrier partial region is in contact with a side surface of an insulated trench gate.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9520487B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Reverse conducting insulated gate bipolar transistor |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T08%3A20%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Machida%20Satoru&rft.date=2016-12-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9520487B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |