Vertically structured group III nitride semiconductor LED chip and method for manufacturing the same
A method for manufacturing a vertically structured Group III nitride semiconductor LED chip includes a first step of forming a light emitting structure laminate; a second step of forming a plurality of separate light emitting structures by partially removing the light emitting structure laminate to...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Cho Meoung Whan Jang Pil Guk Lee Seog Woo Kadowaki Yoshitaka Toba Ryuichi |
| description | A method for manufacturing a vertically structured Group III nitride semiconductor LED chip includes a first step of forming a light emitting structure laminate; a second step of forming a plurality of separate light emitting structures by partially removing the light emitting structure laminate to partially expose the growth substrate; a third step of forming a conductive support, which conductive support integrally supporting the light emitting structures; a fourth step of separating the growth substrate by removing the lift-off layer; and a fifth step of dividing the conductive support between the light emitting structures thereby singulating a plurality of LED chips each having the light emitting structure. A first through-hole is formed to open in a central region of each of the light emitting structures such that at least the lift-off layer is exposed, and an etchant is supplied from the first through-hole in the fourth step. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9502603B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9502603B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9502603B23</originalsourceid><addsrcrecordid>eNqNjMsKwjAQRbNxIeo_zA8IpUXBrVqx4M7HtgzJpAk0D5LJwr83gh_g6sDl3LMU6kWJrcR5fkPmVCSXRAqmFEqEYRjAW05WEWRyVgavqhES3PozSGMjoFfgiE1QoOvu0BeN34j1E7CpP3S0FguNc6bNjysBl_5xum4phpFyREmeeHzeD7um3Tfdse3-UD5mdT5o</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Vertically structured group III nitride semiconductor LED chip and method for manufacturing the same</title><source>esp@cenet</source><creator>Cho Meoung Whan ; Jang Pil Guk ; Lee Seog Woo ; Kadowaki Yoshitaka ; Toba Ryuichi</creator><creatorcontrib>Cho Meoung Whan ; Jang Pil Guk ; Lee Seog Woo ; Kadowaki Yoshitaka ; Toba Ryuichi</creatorcontrib><description>A method for manufacturing a vertically structured Group III nitride semiconductor LED chip includes a first step of forming a light emitting structure laminate; a second step of forming a plurality of separate light emitting structures by partially removing the light emitting structure laminate to partially expose the growth substrate; a third step of forming a conductive support, which conductive support integrally supporting the light emitting structures; a fourth step of separating the growth substrate by removing the lift-off layer; and a fifth step of dividing the conductive support between the light emitting structures thereby singulating a plurality of LED chips each having the light emitting structure. A first through-hole is formed to open in a central region of each of the light emitting structures such that at least the lift-off layer is exposed, and an etchant is supplied from the first through-hole in the fourth step.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161122&DB=EPODOC&CC=US&NR=9502603B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161122&DB=EPODOC&CC=US&NR=9502603B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Cho Meoung Whan</creatorcontrib><creatorcontrib>Jang Pil Guk</creatorcontrib><creatorcontrib>Lee Seog Woo</creatorcontrib><creatorcontrib>Kadowaki Yoshitaka</creatorcontrib><creatorcontrib>Toba Ryuichi</creatorcontrib><title>Vertically structured group III nitride semiconductor LED chip and method for manufacturing the same</title><description>A method for manufacturing a vertically structured Group III nitride semiconductor LED chip includes a first step of forming a light emitting structure laminate; a second step of forming a plurality of separate light emitting structures by partially removing the light emitting structure laminate to partially expose the growth substrate; a third step of forming a conductive support, which conductive support integrally supporting the light emitting structures; a fourth step of separating the growth substrate by removing the lift-off layer; and a fifth step of dividing the conductive support between the light emitting structures thereby singulating a plurality of LED chips each having the light emitting structure. A first through-hole is formed to open in a central region of each of the light emitting structures such that at least the lift-off layer is exposed, and an etchant is supplied from the first through-hole in the fourth step.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMsKwjAQRbNxIeo_zA8IpUXBrVqx4M7HtgzJpAk0D5LJwr83gh_g6sDl3LMU6kWJrcR5fkPmVCSXRAqmFEqEYRjAW05WEWRyVgavqhES3PozSGMjoFfgiE1QoOvu0BeN34j1E7CpP3S0FguNc6bNjysBl_5xum4phpFyREmeeHzeD7um3Tfdse3-UD5mdT5o</recordid><startdate>20161122</startdate><enddate>20161122</enddate><creator>Cho Meoung Whan</creator><creator>Jang Pil Guk</creator><creator>Lee Seog Woo</creator><creator>Kadowaki Yoshitaka</creator><creator>Toba Ryuichi</creator><scope>EVB</scope></search><sort><creationdate>20161122</creationdate><title>Vertically structured group III nitride semiconductor LED chip and method for manufacturing the same</title><author>Cho Meoung Whan ; Jang Pil Guk ; Lee Seog Woo ; Kadowaki Yoshitaka ; Toba Ryuichi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9502603B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Cho Meoung Whan</creatorcontrib><creatorcontrib>Jang Pil Guk</creatorcontrib><creatorcontrib>Lee Seog Woo</creatorcontrib><creatorcontrib>Kadowaki Yoshitaka</creatorcontrib><creatorcontrib>Toba Ryuichi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cho Meoung Whan</au><au>Jang Pil Guk</au><au>Lee Seog Woo</au><au>Kadowaki Yoshitaka</au><au>Toba Ryuichi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Vertically structured group III nitride semiconductor LED chip and method for manufacturing the same</title><date>2016-11-22</date><risdate>2016</risdate><abstract>A method for manufacturing a vertically structured Group III nitride semiconductor LED chip includes a first step of forming a light emitting structure laminate; a second step of forming a plurality of separate light emitting structures by partially removing the light emitting structure laminate to partially expose the growth substrate; a third step of forming a conductive support, which conductive support integrally supporting the light emitting structures; a fourth step of separating the growth substrate by removing the lift-off layer; and a fifth step of dividing the conductive support between the light emitting structures thereby singulating a plurality of LED chips each having the light emitting structure. A first through-hole is formed to open in a central region of each of the light emitting structures such that at least the lift-off layer is exposed, and an etchant is supplied from the first through-hole in the fourth step.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9502603B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Vertically structured group III nitride semiconductor LED chip and method for manufacturing the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T14%3A35%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Cho%20Meoung%20Whan&rft.date=2016-11-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9502603B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |