Forced-bias method in sub-block erase

A method is provided for operating a NAND array that includes a plurality of blocks of memory cells. A block of memory cells includes a plurality of NAND strings having channel lines between first string select switches and second string select switches. The plurality of NAND strings shares a set of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lue Hang-Ting, Yeh Wen-Wei, Chang Kuo-Pin
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lue Hang-Ting
Yeh Wen-Wei
Chang Kuo-Pin
description A method is provided for operating a NAND array that includes a plurality of blocks of memory cells. A block of memory cells includes a plurality of NAND strings having channel lines between first string select switches and second string select switches. The plurality of NAND strings shares a set of word lines between the first and second string select switches. A channel-side erase voltage is applied to the channel lines through the first string select switches in a selected block. Word line-side erase voltages are applied to a selected subset of the set of word lines in the selected block to induce tunneling in memory cells coupled to the selected subset. Word line-side inhibit voltages are applied to an unselected subset of the set of word lines in the selected block to inhibit tunneling in memory cells coupled to the unselected subset.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9490017B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9490017B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9490017B23</originalsourceid><addsrcrecordid>eNrjZFB1yy9KTk3RTcpMLFbITS3JyE9RyMxTKC5N0k3KyU_OVkgtSixO5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBliaWBgaG5k5GxkQoAQC9zCZj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Forced-bias method in sub-block erase</title><source>esp@cenet</source><creator>Lue Hang-Ting ; Yeh Wen-Wei ; Chang Kuo-Pin</creator><creatorcontrib>Lue Hang-Ting ; Yeh Wen-Wei ; Chang Kuo-Pin</creatorcontrib><description>A method is provided for operating a NAND array that includes a plurality of blocks of memory cells. A block of memory cells includes a plurality of NAND strings having channel lines between first string select switches and second string select switches. The plurality of NAND strings shares a set of word lines between the first and second string select switches. A channel-side erase voltage is applied to the channel lines through the first string select switches in a selected block. Word line-side erase voltages are applied to a selected subset of the set of word lines in the selected block to induce tunneling in memory cells coupled to the selected subset. Word line-side inhibit voltages are applied to an unselected subset of the set of word lines in the selected block to inhibit tunneling in memory cells coupled to the unselected subset.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161108&amp;DB=EPODOC&amp;CC=US&amp;NR=9490017B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161108&amp;DB=EPODOC&amp;CC=US&amp;NR=9490017B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lue Hang-Ting</creatorcontrib><creatorcontrib>Yeh Wen-Wei</creatorcontrib><creatorcontrib>Chang Kuo-Pin</creatorcontrib><title>Forced-bias method in sub-block erase</title><description>A method is provided for operating a NAND array that includes a plurality of blocks of memory cells. A block of memory cells includes a plurality of NAND strings having channel lines between first string select switches and second string select switches. The plurality of NAND strings shares a set of word lines between the first and second string select switches. A channel-side erase voltage is applied to the channel lines through the first string select switches in a selected block. Word line-side erase voltages are applied to a selected subset of the set of word lines in the selected block to induce tunneling in memory cells coupled to the selected subset. Word line-side inhibit voltages are applied to an unselected subset of the set of word lines in the selected block to inhibit tunneling in memory cells coupled to the unselected subset.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFB1yy9KTk3RTcpMLFbITS3JyE9RyMxTKC5N0k3KyU_OVkgtSixO5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBliaWBgaG5k5GxkQoAQC9zCZj</recordid><startdate>20161108</startdate><enddate>20161108</enddate><creator>Lue Hang-Ting</creator><creator>Yeh Wen-Wei</creator><creator>Chang Kuo-Pin</creator><scope>EVB</scope></search><sort><creationdate>20161108</creationdate><title>Forced-bias method in sub-block erase</title><author>Lue Hang-Ting ; Yeh Wen-Wei ; Chang Kuo-Pin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9490017B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lue Hang-Ting</creatorcontrib><creatorcontrib>Yeh Wen-Wei</creatorcontrib><creatorcontrib>Chang Kuo-Pin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lue Hang-Ting</au><au>Yeh Wen-Wei</au><au>Chang Kuo-Pin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Forced-bias method in sub-block erase</title><date>2016-11-08</date><risdate>2016</risdate><abstract>A method is provided for operating a NAND array that includes a plurality of blocks of memory cells. A block of memory cells includes a plurality of NAND strings having channel lines between first string select switches and second string select switches. The plurality of NAND strings shares a set of word lines between the first and second string select switches. A channel-side erase voltage is applied to the channel lines through the first string select switches in a selected block. Word line-side erase voltages are applied to a selected subset of the set of word lines in the selected block to induce tunneling in memory cells coupled to the selected subset. Word line-side inhibit voltages are applied to an unselected subset of the set of word lines in the selected block to inhibit tunneling in memory cells coupled to the unselected subset.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9490017B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Forced-bias method in sub-block erase
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T08%3A51%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lue%20Hang-Ting&rft.date=2016-11-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9490017B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true