Silica-on-silicon-based hybrid integrated optoelectronic chip and manufacturing method therefor
Provided are a silica-on-silicon-based hybrid integrated optoelectronic chip and a manufacturing method therefor. The hybrid integrated optoelectronic chip comprises a silicon substrate (1), wherein the surface of the silicon substrate (1) is provided with a platform (8), lug bosses (6,7) and a groo...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Zhou Liang Yu Xianghong Cao Xiaoge |
description | Provided are a silica-on-silicon-based hybrid integrated optoelectronic chip and a manufacturing method therefor. The hybrid integrated optoelectronic chip comprises a silicon substrate (1), wherein the surface of the silicon substrate (1) is provided with a platform (8), lug bosses (6,7) and a groove (10); a silica waveguide element (2) is arranged in the groove (10), the lug bosses (6,7) are protruded from the surface of the platform (8), and the surface of the platform (8) is provided with a discontinuous metal electrode layer (3); and the surface of the metal electrode layer (3) is provided with solder bumps (4), and an active optoelectronic chip (5) is arranged above the solder bumps (4) and the lug bosses (6, 7). In the manufacturing method, multi-step processes including material growth, hot oxygen bonding, flip-chip bonding, lithography alignment and the like are adopted, thereby guaranteeing the high-efficiency light coupling among waveguide devices of different materials, and reducing the light reflection between waveguide end faces. A high-frequency electrode composed of alternating current electrode areas (26) is manufactured between the alignment lug bosses (6, 7). Due to the fact that flip-chip bonding technology is beneficial to the transmission of high-frequency signals, integration level between devices is improved. Meanwhile, the process design not only can achieve the chip-level probe test, but also can be used for the subsequent gold ball bonding or wedge bonding process, thereby facilitating the achievement of encapsulation and mass production of hybrid integrated chips. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9482831B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9482831B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9482831B23</originalsourceid><addsrcrecordid>eNqNijEOgkAQAGksjPqH_QCFYIGtRmOP1mS5W7hNYPdytxT-Xkx8gNVMJrMtupYndliqlPlrK3vM5CG8-8QeWIzGhLYWjaY0kbOkwg5c4AgoHmaUZUBnS2IZYSYL6sECJRo07YvNgFOmw4-7Au635_VRUtSOckRHQta92vOpqZr6eKnqP5YPZTI9hQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Silica-on-silicon-based hybrid integrated optoelectronic chip and manufacturing method therefor</title><source>esp@cenet</source><creator>Zhou Liang ; Yu Xianghong ; Cao Xiaoge</creator><creatorcontrib>Zhou Liang ; Yu Xianghong ; Cao Xiaoge</creatorcontrib><description>Provided are a silica-on-silicon-based hybrid integrated optoelectronic chip and a manufacturing method therefor. The hybrid integrated optoelectronic chip comprises a silicon substrate (1), wherein the surface of the silicon substrate (1) is provided with a platform (8), lug bosses (6,7) and a groove (10); a silica waveguide element (2) is arranged in the groove (10), the lug bosses (6,7) are protruded from the surface of the platform (8), and the surface of the platform (8) is provided with a discontinuous metal electrode layer (3); and the surface of the metal electrode layer (3) is provided with solder bumps (4), and an active optoelectronic chip (5) is arranged above the solder bumps (4) and the lug bosses (6, 7). In the manufacturing method, multi-step processes including material growth, hot oxygen bonding, flip-chip bonding, lithography alignment and the like are adopted, thereby guaranteeing the high-efficiency light coupling among waveguide devices of different materials, and reducing the light reflection between waveguide end faces. A high-frequency electrode composed of alternating current electrode areas (26) is manufactured between the alignment lug bosses (6, 7). Due to the fact that flip-chip bonding technology is beneficial to the transmission of high-frequency signals, integration level between devices is improved. Meanwhile, the process design not only can achieve the chip-level probe test, but also can be used for the subsequent gold ball bonding or wedge bonding process, thereby facilitating the achievement of encapsulation and mass production of hybrid integrated chips.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS ; OPTICS ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161101&DB=EPODOC&CC=US&NR=9482831B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161101&DB=EPODOC&CC=US&NR=9482831B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zhou Liang</creatorcontrib><creatorcontrib>Yu Xianghong</creatorcontrib><creatorcontrib>Cao Xiaoge</creatorcontrib><title>Silica-on-silicon-based hybrid integrated optoelectronic chip and manufacturing method therefor</title><description>Provided are a silica-on-silicon-based hybrid integrated optoelectronic chip and a manufacturing method therefor. The hybrid integrated optoelectronic chip comprises a silicon substrate (1), wherein the surface of the silicon substrate (1) is provided with a platform (8), lug bosses (6,7) and a groove (10); a silica waveguide element (2) is arranged in the groove (10), the lug bosses (6,7) are protruded from the surface of the platform (8), and the surface of the platform (8) is provided with a discontinuous metal electrode layer (3); and the surface of the metal electrode layer (3) is provided with solder bumps (4), and an active optoelectronic chip (5) is arranged above the solder bumps (4) and the lug bosses (6, 7). In the manufacturing method, multi-step processes including material growth, hot oxygen bonding, flip-chip bonding, lithography alignment and the like are adopted, thereby guaranteeing the high-efficiency light coupling among waveguide devices of different materials, and reducing the light reflection between waveguide end faces. A high-frequency electrode composed of alternating current electrode areas (26) is manufactured between the alignment lug bosses (6, 7). Due to the fact that flip-chip bonding technology is beneficial to the transmission of high-frequency signals, integration level between devices is improved. Meanwhile, the process design not only can achieve the chip-level probe test, but also can be used for the subsequent gold ball bonding or wedge bonding process, thereby facilitating the achievement of encapsulation and mass production of hybrid integrated chips.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</subject><subject>OPTICS</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNijEOgkAQAGksjPqH_QCFYIGtRmOP1mS5W7hNYPdytxT-Xkx8gNVMJrMtupYndliqlPlrK3vM5CG8-8QeWIzGhLYWjaY0kbOkwg5c4AgoHmaUZUBnS2IZYSYL6sECJRo07YvNgFOmw4-7Au635_VRUtSOckRHQta92vOpqZr6eKnqP5YPZTI9hQ</recordid><startdate>20161101</startdate><enddate>20161101</enddate><creator>Zhou Liang</creator><creator>Yu Xianghong</creator><creator>Cao Xiaoge</creator><scope>EVB</scope></search><sort><creationdate>20161101</creationdate><title>Silica-on-silicon-based hybrid integrated optoelectronic chip and manufacturing method therefor</title><author>Zhou Liang ; Yu Xianghong ; Cao Xiaoge</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9482831B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</topic><topic>OPTICS</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Zhou Liang</creatorcontrib><creatorcontrib>Yu Xianghong</creatorcontrib><creatorcontrib>Cao Xiaoge</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zhou Liang</au><au>Yu Xianghong</au><au>Cao Xiaoge</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Silica-on-silicon-based hybrid integrated optoelectronic chip and manufacturing method therefor</title><date>2016-11-01</date><risdate>2016</risdate><abstract>Provided are a silica-on-silicon-based hybrid integrated optoelectronic chip and a manufacturing method therefor. The hybrid integrated optoelectronic chip comprises a silicon substrate (1), wherein the surface of the silicon substrate (1) is provided with a platform (8), lug bosses (6,7) and a groove (10); a silica waveguide element (2) is arranged in the groove (10), the lug bosses (6,7) are protruded from the surface of the platform (8), and the surface of the platform (8) is provided with a discontinuous metal electrode layer (3); and the surface of the metal electrode layer (3) is provided with solder bumps (4), and an active optoelectronic chip (5) is arranged above the solder bumps (4) and the lug bosses (6, 7). In the manufacturing method, multi-step processes including material growth, hot oxygen bonding, flip-chip bonding, lithography alignment and the like are adopted, thereby guaranteeing the high-efficiency light coupling among waveguide devices of different materials, and reducing the light reflection between waveguide end faces. A high-frequency electrode composed of alternating current electrode areas (26) is manufactured between the alignment lug bosses (6, 7). Due to the fact that flip-chip bonding technology is beneficial to the transmission of high-frequency signals, integration level between devices is improved. Meanwhile, the process design not only can achieve the chip-level probe test, but also can be used for the subsequent gold ball bonding or wedge bonding process, thereby facilitating the achievement of encapsulation and mass production of hybrid integrated chips.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9482831B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS OPTICS PHYSICS SEMICONDUCTOR DEVICES |
title | Silica-on-silicon-based hybrid integrated optoelectronic chip and manufacturing method therefor |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T15%3A35%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zhou%20Liang&rft.date=2016-11-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9482831B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |