Systematic mitigation of memory errors
A system and method for mitigating memory errors in a computer system. Faulty memory is identified and tested by a memory manager of an operating system. The memory manager may perform diagnostic tests while the operating system is executing on the computer system. Regions of memory that are being u...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Wang Landy Nightingale Edmund B Sridharan Baskar Leischner Garrett Eason Matthew Jeremiah Douceur John R Lagattuta Andrew J |
description | A system and method for mitigating memory errors in a computer system. Faulty memory is identified and tested by a memory manager of an operating system. The memory manager may perform diagnostic tests while the operating system is executing on the computer system. Regions of memory that are being used by software components of the computer system may also be tested. The memory manager maintains a stored information about faulty memory regions. Regions are added to the stored information when they are determined to be faulty by a diagnostic test tool. Memory regions are allocated to software components by the memory manager after checking the stored information about faulty memory regions. This ensures a faulty memory region is never allocated to a software component of the computer system. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9424123B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9424123B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9424123B23</originalsourceid><addsrcrecordid>eNrjZFALriwuSc1NLMlMVsjNLMlMB7Ly8xTy0xRyU3PziyoVUouK8ouKeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwpYmRiaGRsZORMRFKAFXwJ7c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Systematic mitigation of memory errors</title><source>esp@cenet</source><creator>Wang Landy ; Nightingale Edmund B ; Sridharan Baskar ; Leischner Garrett ; Eason Matthew Jeremiah ; Douceur John R ; Lagattuta Andrew J</creator><creatorcontrib>Wang Landy ; Nightingale Edmund B ; Sridharan Baskar ; Leischner Garrett ; Eason Matthew Jeremiah ; Douceur John R ; Lagattuta Andrew J</creatorcontrib><description>A system and method for mitigating memory errors in a computer system. Faulty memory is identified and tested by a memory manager of an operating system. The memory manager may perform diagnostic tests while the operating system is executing on the computer system. Regions of memory that are being used by software components of the computer system may also be tested. The memory manager maintains a stored information about faulty memory regions. Regions are added to the stored information when they are determined to be faulty by a diagnostic test tool. Memory regions are allocated to software components by the memory manager after checking the stored information about faulty memory regions. This ensures a faulty memory region is never allocated to a software component of the computer system.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODE CONVERSION IN GENERAL ; CODING ; COMPUTING ; COUNTING ; DECODING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160823&DB=EPODOC&CC=US&NR=9424123B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160823&DB=EPODOC&CC=US&NR=9424123B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wang Landy</creatorcontrib><creatorcontrib>Nightingale Edmund B</creatorcontrib><creatorcontrib>Sridharan Baskar</creatorcontrib><creatorcontrib>Leischner Garrett</creatorcontrib><creatorcontrib>Eason Matthew Jeremiah</creatorcontrib><creatorcontrib>Douceur John R</creatorcontrib><creatorcontrib>Lagattuta Andrew J</creatorcontrib><title>Systematic mitigation of memory errors</title><description>A system and method for mitigating memory errors in a computer system. Faulty memory is identified and tested by a memory manager of an operating system. The memory manager may perform diagnostic tests while the operating system is executing on the computer system. Regions of memory that are being used by software components of the computer system may also be tested. The memory manager maintains a stored information about faulty memory regions. Regions are added to the stored information when they are determined to be faulty by a diagnostic test tool. Memory regions are allocated to software components by the memory manager after checking the stored information about faulty memory regions. This ensures a faulty memory region is never allocated to a software component of the computer system.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>DECODING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFALriwuSc1NLMlMVsjNLMlMB7Ly8xTy0xRyU3PziyoVUouK8ouKeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwpYmRiaGRsZORMRFKAFXwJ7c</recordid><startdate>20160823</startdate><enddate>20160823</enddate><creator>Wang Landy</creator><creator>Nightingale Edmund B</creator><creator>Sridharan Baskar</creator><creator>Leischner Garrett</creator><creator>Eason Matthew Jeremiah</creator><creator>Douceur John R</creator><creator>Lagattuta Andrew J</creator><scope>EVB</scope></search><sort><creationdate>20160823</creationdate><title>Systematic mitigation of memory errors</title><author>Wang Landy ; Nightingale Edmund B ; Sridharan Baskar ; Leischner Garrett ; Eason Matthew Jeremiah ; Douceur John R ; Lagattuta Andrew J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9424123B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>DECODING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Wang Landy</creatorcontrib><creatorcontrib>Nightingale Edmund B</creatorcontrib><creatorcontrib>Sridharan Baskar</creatorcontrib><creatorcontrib>Leischner Garrett</creatorcontrib><creatorcontrib>Eason Matthew Jeremiah</creatorcontrib><creatorcontrib>Douceur John R</creatorcontrib><creatorcontrib>Lagattuta Andrew J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wang Landy</au><au>Nightingale Edmund B</au><au>Sridharan Baskar</au><au>Leischner Garrett</au><au>Eason Matthew Jeremiah</au><au>Douceur John R</au><au>Lagattuta Andrew J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Systematic mitigation of memory errors</title><date>2016-08-23</date><risdate>2016</risdate><abstract>A system and method for mitigating memory errors in a computer system. Faulty memory is identified and tested by a memory manager of an operating system. The memory manager may perform diagnostic tests while the operating system is executing on the computer system. Regions of memory that are being used by software components of the computer system may also be tested. The memory manager maintains a stored information about faulty memory regions. Regions are added to the stored information when they are determined to be faulty by a diagnostic test tool. Memory regions are allocated to software components by the memory manager after checking the stored information about faulty memory regions. This ensures a faulty memory region is never allocated to a software component of the computer system.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9424123B2 |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES |
title | Systematic mitigation of memory errors |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T13%3A44%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wang%20Landy&rft.date=2016-08-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9424123B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |