Specifying and implementing relative hardware clocking in a high level programming language

Specifying and implementing relative hardware clocking in a high level programming language

System and method for specifying and implementing relative hardware clocking in a high level programming language. User input specifying a program may be received. The program is specified for deployment to a programmable hardware element (PHE), and includes first and second code portions configured...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Blasig Dustyn K, Valdez Julian G, Petersen Newton G, Novacek Matthew E
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Blasig Dustyn K
Valdez Julian G
Petersen Newton G
Novacek Matthew E
description System and method for specifying and implementing relative hardware clocking in a high level programming language. User input specifying a program may be received. The program is specified for deployment to a programmable hardware element (PHE), and includes first and second code portions configured to communicate with each other during execution. The user input may further specify a rational ratio of respective execution rates for the first and second code portions. A hardware configuration program (HCP) implementing the specified program is automatically generated, including automatically determining a respective clock rate for at least one of the first and second code portions based on the rational ratio. The HCP may be deployable to the PHE, including implementing first and second clocks for controlling execution of the first and second code portions in accordance with the rational ratio and the automatically determined respective clock rate for the at least one code portion.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9411920B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9411920B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9411920B23</originalsourceid><addsrcrecordid>eNqNik0KwjAUBrNxIeod3gUEW910qyjuqysX5ZF-TYMvP6Sx4u0l4AFcDczMUj3aCG2Hj_WG2PdkXRQ4-FxEgnC2M2jk1L85gbQE_SzJemIarRlJMEMopmASO1easDcvNlirxcAyYfPjStHlfDtdt4ihwxRZwyN397Y5VFVT7471_o_lCytmO4A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Specifying and implementing relative hardware clocking in a high level programming language</title><source>esp@cenet</source><creator>Blasig Dustyn K ; Valdez Julian G ; Petersen Newton G ; Novacek Matthew E</creator><creatorcontrib>Blasig Dustyn K ; Valdez Julian G ; Petersen Newton G ; Novacek Matthew E</creatorcontrib><description>System and method for specifying and implementing relative hardware clocking in a high level programming language. User input specifying a program may be received. The program is specified for deployment to a programmable hardware element (PHE), and includes first and second code portions configured to communicate with each other during execution. The user input may further specify a rational ratio of respective execution rates for the first and second code portions. A hardware configuration program (HCP) implementing the specified program is automatically generated, including automatically determining a respective clock rate for at least one of the first and second code portions based on the rational ratio. The HCP may be deployable to the PHE, including implementing first and second clocks for controlling execution of the first and second code portions in accordance with the rational ratio and the automatically determined respective clock rate for the at least one code portion.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160809&amp;DB=EPODOC&amp;CC=US&amp;NR=9411920B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160809&amp;DB=EPODOC&amp;CC=US&amp;NR=9411920B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Blasig Dustyn K</creatorcontrib><creatorcontrib>Valdez Julian G</creatorcontrib><creatorcontrib>Petersen Newton G</creatorcontrib><creatorcontrib>Novacek Matthew E</creatorcontrib><title>Specifying and implementing relative hardware clocking in a high level programming language</title><description>System and method for specifying and implementing relative hardware clocking in a high level programming language. User input specifying a program may be received. The program is specified for deployment to a programmable hardware element (PHE), and includes first and second code portions configured to communicate with each other during execution. The user input may further specify a rational ratio of respective execution rates for the first and second code portions. A hardware configuration program (HCP) implementing the specified program is automatically generated, including automatically determining a respective clock rate for at least one of the first and second code portions based on the rational ratio. The HCP may be deployable to the PHE, including implementing first and second clocks for controlling execution of the first and second code portions in accordance with the rational ratio and the automatically determined respective clock rate for the at least one code portion.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNik0KwjAUBrNxIeod3gUEW910qyjuqysX5ZF-TYMvP6Sx4u0l4AFcDczMUj3aCG2Hj_WG2PdkXRQ4-FxEgnC2M2jk1L85gbQE_SzJemIarRlJMEMopmASO1easDcvNlirxcAyYfPjStHlfDtdt4ihwxRZwyN397Y5VFVT7471_o_lCytmO4A</recordid><startdate>20160809</startdate><enddate>20160809</enddate><creator>Blasig Dustyn K</creator><creator>Valdez Julian G</creator><creator>Petersen Newton G</creator><creator>Novacek Matthew E</creator><scope>EVB</scope></search><sort><creationdate>20160809</creationdate><title>Specifying and implementing relative hardware clocking in a high level programming language</title><author>Blasig Dustyn K ; Valdez Julian G ; Petersen Newton G ; Novacek Matthew E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9411920B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Blasig Dustyn K</creatorcontrib><creatorcontrib>Valdez Julian G</creatorcontrib><creatorcontrib>Petersen Newton G</creatorcontrib><creatorcontrib>Novacek Matthew E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Blasig Dustyn K</au><au>Valdez Julian G</au><au>Petersen Newton G</au><au>Novacek Matthew E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Specifying and implementing relative hardware clocking in a high level programming language</title><date>2016-08-09</date><risdate>2016</risdate><abstract>System and method for specifying and implementing relative hardware clocking in a high level programming language. User input specifying a program may be received. The program is specified for deployment to a programmable hardware element (PHE), and includes first and second code portions configured to communicate with each other during execution. The user input may further specify a rational ratio of respective execution rates for the first and second code portions. A hardware configuration program (HCP) implementing the specified program is automatically generated, including automatically determining a respective clock rate for at least one of the first and second code portions based on the rational ratio. The HCP may be deployable to the PHE, including implementing first and second clocks for controlling execution of the first and second code portions in accordance with the rational ratio and the automatically determined respective clock rate for the at least one code portion.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9411920B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Specifying and implementing relative hardware clocking in a high level programming language
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T10%3A19%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Blasig%20Dustyn%20K&rft.date=2016-08-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9411920B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true