Method for providing charge protection to one or more dies during formation of a stacked silicon device
A method for providing charge protection to a die during formation of an integrated circuit, includes bonding the die to an interposer to form an unprotected stacked silicon component; encapsulating the unprotected stacked silicon component with a mold compound to cover at least a top surface of the...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | O'ROURKE GLENN CHAWARE RAGHUNANDAN HARIHARAN GANESH SINGH INDERJIT |
description | A method for providing charge protection to a die during formation of an integrated circuit, includes bonding the die to an interposer to form an unprotected stacked silicon component; encapsulating the unprotected stacked silicon component with a mold compound to cover at least a top surface of the die; grinding the mold compound to reduce a thickness of the mold compound; bonding a carrier wafer to the mold compound; removing the carrier wafer from the mold compound; and removing the mold compound from the top surface of the die after the carrier wafer is removed from the mold compound, to expose the top surface of the die. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9385106B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9385106B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9385106B13</originalsourceid><addsrcrecordid>eNqNy0EKwjAUhOFsXIh6h3cBwVIU3SqKG1fquoRkkj5s80ISe35b8QCuBn6-mSt_Q2nFkpNEMcnAloMn0-rkMYUCU1gCFSEJoFH1kkCWkcm-04THa6-_SBxpykWbFyxl7tiM0WJgg6WaOd1lrH67UHQ5P07XNaI0yFEbBJTmeT_U-2212R2r-g_yASC5P3U</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for providing charge protection to one or more dies during formation of a stacked silicon device</title><source>esp@cenet</source><creator>O'ROURKE GLENN ; CHAWARE RAGHUNANDAN ; HARIHARAN GANESH ; SINGH INDERJIT</creator><creatorcontrib>O'ROURKE GLENN ; CHAWARE RAGHUNANDAN ; HARIHARAN GANESH ; SINGH INDERJIT</creatorcontrib><description>A method for providing charge protection to a die during formation of an integrated circuit, includes bonding the die to an interposer to form an unprotected stacked silicon component; encapsulating the unprotected stacked silicon component with a mold compound to cover at least a top surface of the die; grinding the mold compound to reduce a thickness of the mold compound; bonding a carrier wafer to the mold compound; removing the carrier wafer from the mold compound; and removing the mold compound from the top surface of the die after the carrier wafer is removed from the mold compound, to expose the top surface of the die.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160705&DB=EPODOC&CC=US&NR=9385106B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160705&DB=EPODOC&CC=US&NR=9385106B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>O'ROURKE GLENN</creatorcontrib><creatorcontrib>CHAWARE RAGHUNANDAN</creatorcontrib><creatorcontrib>HARIHARAN GANESH</creatorcontrib><creatorcontrib>SINGH INDERJIT</creatorcontrib><title>Method for providing charge protection to one or more dies during formation of a stacked silicon device</title><description>A method for providing charge protection to a die during formation of an integrated circuit, includes bonding the die to an interposer to form an unprotected stacked silicon component; encapsulating the unprotected stacked silicon component with a mold compound to cover at least a top surface of the die; grinding the mold compound to reduce a thickness of the mold compound; bonding a carrier wafer to the mold compound; removing the carrier wafer from the mold compound; and removing the mold compound from the top surface of the die after the carrier wafer is removed from the mold compound, to expose the top surface of the die.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy0EKwjAUhOFsXIh6h3cBwVIU3SqKG1fquoRkkj5s80ISe35b8QCuBn6-mSt_Q2nFkpNEMcnAloMn0-rkMYUCU1gCFSEJoFH1kkCWkcm-04THa6-_SBxpykWbFyxl7tiM0WJgg6WaOd1lrH67UHQ5P07XNaI0yFEbBJTmeT_U-2212R2r-g_yASC5P3U</recordid><startdate>20160705</startdate><enddate>20160705</enddate><creator>O'ROURKE GLENN</creator><creator>CHAWARE RAGHUNANDAN</creator><creator>HARIHARAN GANESH</creator><creator>SINGH INDERJIT</creator><scope>EVB</scope></search><sort><creationdate>20160705</creationdate><title>Method for providing charge protection to one or more dies during formation of a stacked silicon device</title><author>O'ROURKE GLENN ; CHAWARE RAGHUNANDAN ; HARIHARAN GANESH ; SINGH INDERJIT</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9385106B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>O'ROURKE GLENN</creatorcontrib><creatorcontrib>CHAWARE RAGHUNANDAN</creatorcontrib><creatorcontrib>HARIHARAN GANESH</creatorcontrib><creatorcontrib>SINGH INDERJIT</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>O'ROURKE GLENN</au><au>CHAWARE RAGHUNANDAN</au><au>HARIHARAN GANESH</au><au>SINGH INDERJIT</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for providing charge protection to one or more dies during formation of a stacked silicon device</title><date>2016-07-05</date><risdate>2016</risdate><abstract>A method for providing charge protection to a die during formation of an integrated circuit, includes bonding the die to an interposer to form an unprotected stacked silicon component; encapsulating the unprotected stacked silicon component with a mold compound to cover at least a top surface of the die; grinding the mold compound to reduce a thickness of the mold compound; bonding a carrier wafer to the mold compound; removing the carrier wafer from the mold compound; and removing the mold compound from the top surface of the die after the carrier wafer is removed from the mold compound, to expose the top surface of the die.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9385106B1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Method for providing charge protection to one or more dies during formation of a stacked silicon device |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T23%3A48%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=O'ROURKE%20GLENN&rft.date=2016-07-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9385106B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |