Semiconductor package and fabrication method thereof
A semiconductor package is provided, which includes: a first semiconductor device having a first top surface and a first bottom surface opposite to the first top surface; a plurality of conductive balls formed on the first top surface of the first semiconductor device; a second semiconductor device...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG LUNG-YUAN CHIANG CHENGIA SHIH CHIA-KAI HUANG FU-TANG LIN HSIN-TA HSU CHUI WANG YU-PO |
| description | A semiconductor package is provided, which includes: a first semiconductor device having a first top surface and a first bottom surface opposite to the first top surface; a plurality of conductive balls formed on the first top surface of the first semiconductor device; a second semiconductor device having a second top surface and a second bottom surface opposite to the second top surface; and a plurality of conductive posts formed on the second bottom surface of the second semiconductor device and correspondingly bonded to the conductive balls for electrically connecting the first semiconductor device and the second semiconductor device, wherein the conductive posts have a height less than 300 um. Therefore, the present invention can easily control the height of the semiconductor package and is applicable to semiconductor packages having fine-pitch conductive balls. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9356008B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9356008B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9356008B23</originalsourceid><addsrcrecordid>eNrjZDAJTs3NTM7PSylNLskvUihITM5OTE9VSMxLUUhLTCrKTE4syczPU8hNLcnIT1EoyUgtSs1P42FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcVAQ1LzUkviQ4MtjU3NDAwsnIyMiVACAP_SLNk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor package and fabrication method thereof</title><source>esp@cenet</source><creator>WANG LUNG-YUAN ; CHIANG CHENGIA ; SHIH CHIA-KAI ; HUANG FU-TANG ; LIN HSIN-TA ; HSU CHUI ; WANG YU-PO</creator><creatorcontrib>WANG LUNG-YUAN ; CHIANG CHENGIA ; SHIH CHIA-KAI ; HUANG FU-TANG ; LIN HSIN-TA ; HSU CHUI ; WANG YU-PO</creatorcontrib><description>A semiconductor package is provided, which includes: a first semiconductor device having a first top surface and a first bottom surface opposite to the first top surface; a plurality of conductive balls formed on the first top surface of the first semiconductor device; a second semiconductor device having a second top surface and a second bottom surface opposite to the second top surface; and a plurality of conductive posts formed on the second bottom surface of the second semiconductor device and correspondingly bonded to the conductive balls for electrically connecting the first semiconductor device and the second semiconductor device, wherein the conductive posts have a height less than 300 um. Therefore, the present invention can easily control the height of the semiconductor package and is applicable to semiconductor packages having fine-pitch conductive balls.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160531&DB=EPODOC&CC=US&NR=9356008B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160531&DB=EPODOC&CC=US&NR=9356008B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG LUNG-YUAN</creatorcontrib><creatorcontrib>CHIANG CHENGIA</creatorcontrib><creatorcontrib>SHIH CHIA-KAI</creatorcontrib><creatorcontrib>HUANG FU-TANG</creatorcontrib><creatorcontrib>LIN HSIN-TA</creatorcontrib><creatorcontrib>HSU CHUI</creatorcontrib><creatorcontrib>WANG YU-PO</creatorcontrib><title>Semiconductor package and fabrication method thereof</title><description>A semiconductor package is provided, which includes: a first semiconductor device having a first top surface and a first bottom surface opposite to the first top surface; a plurality of conductive balls formed on the first top surface of the first semiconductor device; a second semiconductor device having a second top surface and a second bottom surface opposite to the second top surface; and a plurality of conductive posts formed on the second bottom surface of the second semiconductor device and correspondingly bonded to the conductive balls for electrically connecting the first semiconductor device and the second semiconductor device, wherein the conductive posts have a height less than 300 um. Therefore, the present invention can easily control the height of the semiconductor package and is applicable to semiconductor packages having fine-pitch conductive balls.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJTs3NTM7PSylNLskvUihITM5OTE9VSMxLUUhLTCrKTE4syczPU8hNLcnIT1EoyUgtSs1P42FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcVAQ1LzUkviQ4MtjU3NDAwsnIyMiVACAP_SLNk</recordid><startdate>20160531</startdate><enddate>20160531</enddate><creator>WANG LUNG-YUAN</creator><creator>CHIANG CHENGIA</creator><creator>SHIH CHIA-KAI</creator><creator>HUANG FU-TANG</creator><creator>LIN HSIN-TA</creator><creator>HSU CHUI</creator><creator>WANG YU-PO</creator><scope>EVB</scope></search><sort><creationdate>20160531</creationdate><title>Semiconductor package and fabrication method thereof</title><author>WANG LUNG-YUAN ; CHIANG CHENGIA ; SHIH CHIA-KAI ; HUANG FU-TANG ; LIN HSIN-TA ; HSU CHUI ; WANG YU-PO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9356008B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG LUNG-YUAN</creatorcontrib><creatorcontrib>CHIANG CHENGIA</creatorcontrib><creatorcontrib>SHIH CHIA-KAI</creatorcontrib><creatorcontrib>HUANG FU-TANG</creatorcontrib><creatorcontrib>LIN HSIN-TA</creatorcontrib><creatorcontrib>HSU CHUI</creatorcontrib><creatorcontrib>WANG YU-PO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG LUNG-YUAN</au><au>CHIANG CHENGIA</au><au>SHIH CHIA-KAI</au><au>HUANG FU-TANG</au><au>LIN HSIN-TA</au><au>HSU CHUI</au><au>WANG YU-PO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor package and fabrication method thereof</title><date>2016-05-31</date><risdate>2016</risdate><abstract>A semiconductor package is provided, which includes: a first semiconductor device having a first top surface and a first bottom surface opposite to the first top surface; a plurality of conductive balls formed on the first top surface of the first semiconductor device; a second semiconductor device having a second top surface and a second bottom surface opposite to the second top surface; and a plurality of conductive posts formed on the second bottom surface of the second semiconductor device and correspondingly bonded to the conductive balls for electrically connecting the first semiconductor device and the second semiconductor device, wherein the conductive posts have a height less than 300 um. Therefore, the present invention can easily control the height of the semiconductor package and is applicable to semiconductor packages having fine-pitch conductive balls.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9356008B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Semiconductor package and fabrication method thereof |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T20%3A22%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20LUNG-YUAN&rft.date=2016-05-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9356008B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |