Hierarchical design of integrated circuits with multi-patterning requirements
Systems and methods for avoiding restrictions on cell placement in a hierarchical design of integrated circuits with multi-patterning requirements are described. The method may be provided implemented in a computer infrastructure having computer executable code tangibly embodied on a computer readab...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HEMMETT JEFFREY G BUCK NATHAN FOREMAN ERIC A VISWESWARIAH CHANDRAMOULI ZOLOTOV VLADIMIR DREIBELBIS BRIAN DUBUQUE JOHN P HATHAWAY DAVID J VENKATESWARAN NATESAN |
| description | Systems and methods for avoiding restrictions on cell placement in a hierarchical design of integrated circuits with multi-patterning requirements are described. The method may be provided implemented in a computer infrastructure having computer executable code tangibly embodied on a computer readable storage medium having programming instructions operable to assign a color to each pattern shape in a first cell, assign a color to each pattern shape in a second cell, characterize quantities of interest for each pattern shape in the first cell, determine that the colors assigned in the first cell are all one to one mappable to the colors assigned in the second cells, characterize quantities of interest for each pattern shape in the second cell using the quantities of interest characterized for the first cell, and model the quantities of interest for the first cell and the second cell. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9348962B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9348962B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9348962B23</originalsourceid><addsrcrecordid>eNqNyrEOgjAQBuAuDkZ9h3sBFjBGVomGxUmdSVN-yiWl1Os1vr6LD-D0Ld_W3HuGWHEzOxtoRGYfaZ2Io8KLVYzkWFxhzfRhnWkpQblKVhUSOXoSvAsLFkTNe7OZbMg4_NwZul2fXV8hrQNysg4ROrwebXM8t6f6Ujd_lC_eDTcH</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hierarchical design of integrated circuits with multi-patterning requirements</title><source>esp@cenet</source><creator>HEMMETT JEFFREY G ; BUCK NATHAN ; FOREMAN ERIC A ; VISWESWARIAH CHANDRAMOULI ; ZOLOTOV VLADIMIR ; DREIBELBIS BRIAN ; DUBUQUE JOHN P ; HATHAWAY DAVID J ; VENKATESWARAN NATESAN</creator><creatorcontrib>HEMMETT JEFFREY G ; BUCK NATHAN ; FOREMAN ERIC A ; VISWESWARIAH CHANDRAMOULI ; ZOLOTOV VLADIMIR ; DREIBELBIS BRIAN ; DUBUQUE JOHN P ; HATHAWAY DAVID J ; VENKATESWARAN NATESAN</creatorcontrib><description>Systems and methods for avoiding restrictions on cell placement in a hierarchical design of integrated circuits with multi-patterning requirements are described. The method may be provided implemented in a computer infrastructure having computer executable code tangibly embodied on a computer readable storage medium having programming instructions operable to assign a color to each pattern shape in a first cell, assign a color to each pattern shape in a second cell, characterize quantities of interest for each pattern shape in the first cell, determine that the colors assigned in the first cell are all one to one mappable to the colors assigned in the second cells, characterize quantities of interest for each pattern shape in the second cell using the quantities of interest characterized for the first cell, and model the quantities of interest for the first cell and the second cell.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160524&DB=EPODOC&CC=US&NR=9348962B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160524&DB=EPODOC&CC=US&NR=9348962B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HEMMETT JEFFREY G</creatorcontrib><creatorcontrib>BUCK NATHAN</creatorcontrib><creatorcontrib>FOREMAN ERIC A</creatorcontrib><creatorcontrib>VISWESWARIAH CHANDRAMOULI</creatorcontrib><creatorcontrib>ZOLOTOV VLADIMIR</creatorcontrib><creatorcontrib>DREIBELBIS BRIAN</creatorcontrib><creatorcontrib>DUBUQUE JOHN P</creatorcontrib><creatorcontrib>HATHAWAY DAVID J</creatorcontrib><creatorcontrib>VENKATESWARAN NATESAN</creatorcontrib><title>Hierarchical design of integrated circuits with multi-patterning requirements</title><description>Systems and methods for avoiding restrictions on cell placement in a hierarchical design of integrated circuits with multi-patterning requirements are described. The method may be provided implemented in a computer infrastructure having computer executable code tangibly embodied on a computer readable storage medium having programming instructions operable to assign a color to each pattern shape in a first cell, assign a color to each pattern shape in a second cell, characterize quantities of interest for each pattern shape in the first cell, determine that the colors assigned in the first cell are all one to one mappable to the colors assigned in the second cells, characterize quantities of interest for each pattern shape in the second cell using the quantities of interest characterized for the first cell, and model the quantities of interest for the first cell and the second cell.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEOgjAQBuAuDkZ9h3sBFjBGVomGxUmdSVN-yiWl1Os1vr6LD-D0Ld_W3HuGWHEzOxtoRGYfaZ2Io8KLVYzkWFxhzfRhnWkpQblKVhUSOXoSvAsLFkTNe7OZbMg4_NwZul2fXV8hrQNysg4ROrwebXM8t6f6Ujd_lC_eDTcH</recordid><startdate>20160524</startdate><enddate>20160524</enddate><creator>HEMMETT JEFFREY G</creator><creator>BUCK NATHAN</creator><creator>FOREMAN ERIC A</creator><creator>VISWESWARIAH CHANDRAMOULI</creator><creator>ZOLOTOV VLADIMIR</creator><creator>DREIBELBIS BRIAN</creator><creator>DUBUQUE JOHN P</creator><creator>HATHAWAY DAVID J</creator><creator>VENKATESWARAN NATESAN</creator><scope>EVB</scope></search><sort><creationdate>20160524</creationdate><title>Hierarchical design of integrated circuits with multi-patterning requirements</title><author>HEMMETT JEFFREY G ; BUCK NATHAN ; FOREMAN ERIC A ; VISWESWARIAH CHANDRAMOULI ; ZOLOTOV VLADIMIR ; DREIBELBIS BRIAN ; DUBUQUE JOHN P ; HATHAWAY DAVID J ; VENKATESWARAN NATESAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9348962B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HEMMETT JEFFREY G</creatorcontrib><creatorcontrib>BUCK NATHAN</creatorcontrib><creatorcontrib>FOREMAN ERIC A</creatorcontrib><creatorcontrib>VISWESWARIAH CHANDRAMOULI</creatorcontrib><creatorcontrib>ZOLOTOV VLADIMIR</creatorcontrib><creatorcontrib>DREIBELBIS BRIAN</creatorcontrib><creatorcontrib>DUBUQUE JOHN P</creatorcontrib><creatorcontrib>HATHAWAY DAVID J</creatorcontrib><creatorcontrib>VENKATESWARAN NATESAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HEMMETT JEFFREY G</au><au>BUCK NATHAN</au><au>FOREMAN ERIC A</au><au>VISWESWARIAH CHANDRAMOULI</au><au>ZOLOTOV VLADIMIR</au><au>DREIBELBIS BRIAN</au><au>DUBUQUE JOHN P</au><au>HATHAWAY DAVID J</au><au>VENKATESWARAN NATESAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hierarchical design of integrated circuits with multi-patterning requirements</title><date>2016-05-24</date><risdate>2016</risdate><abstract>Systems and methods for avoiding restrictions on cell placement in a hierarchical design of integrated circuits with multi-patterning requirements are described. The method may be provided implemented in a computer infrastructure having computer executable code tangibly embodied on a computer readable storage medium having programming instructions operable to assign a color to each pattern shape in a first cell, assign a color to each pattern shape in a second cell, characterize quantities of interest for each pattern shape in the first cell, determine that the colors assigned in the first cell are all one to one mappable to the colors assigned in the second cells, characterize quantities of interest for each pattern shape in the second cell using the quantities of interest characterized for the first cell, and model the quantities of interest for the first cell and the second cell.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9348962B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Hierarchical design of integrated circuits with multi-patterning requirements |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T10%3A35%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HEMMETT%20JEFFREY%20G&rft.date=2016-05-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9348962B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |