Methods of fabricating gate insulating layers in gate trenches and methods of fabricating semiconductor devices including the same
A method of fabricating a semiconductor device may include: forming a field region defining an active region in a substrate; forming a gate trench in which the active and field regions are partially exposed; forming a gate insulating layer on a surface of the active region; conformally forming a gat...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | PARK TAI-SU LEE GUN-JOONG HAN SANGUL YOON JOO-BYOUNG LEE YOUNG-DONG |
description | A method of fabricating a semiconductor device may include: forming a field region defining an active region in a substrate; forming a gate trench in which the active and field regions are partially exposed; forming a gate insulating layer on a surface of the active region; conformally forming a gate barrier layer including metal on the gate insulating layer and partially exposed field region; forming a gate electrode layer including metal on the gate barrier layer; and/or forming a gate capping layer. Forming the gate insulating layer may include forming a first gate oxide layer by primarily oxidizing the active region's surface, and forming a second gate oxide layer between the active region's surface and the first gate oxide layer by secondarily oxidizing the active region's surface. The gate capping layer may be in contact with the gate insulating layer, gate barrier layer, and/or gate electrode layer. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9312124B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9312124B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9312124B23</originalsourceid><addsrcrecordid>eNqNjLEOgkAQRGksjPoP-wMWgI2tRmNjpdZk3RvgkuOO3B4mtn65EiwtrCYzb_Lm2euM1AajFGqq-R6tcLK-oYYTyHod3NQdPxH1s0wkRXhpocTeUPdboeisBG8GSSGSwcMKRoO4wYw8tSDlDstsVrNTrL65yOh4uO5Pa_ShgvYs8EjV7bIt8yIvNrui_OPyBoVaSik</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of fabricating gate insulating layers in gate trenches and methods of fabricating semiconductor devices including the same</title><source>esp@cenet</source><creator>PARK TAI-SU ; LEE GUN-JOONG ; HAN SANGUL ; YOON JOO-BYOUNG ; LEE YOUNG-DONG</creator><creatorcontrib>PARK TAI-SU ; LEE GUN-JOONG ; HAN SANGUL ; YOON JOO-BYOUNG ; LEE YOUNG-DONG</creatorcontrib><description>A method of fabricating a semiconductor device may include: forming a field region defining an active region in a substrate; forming a gate trench in which the active and field regions are partially exposed; forming a gate insulating layer on a surface of the active region; conformally forming a gate barrier layer including metal on the gate insulating layer and partially exposed field region; forming a gate electrode layer including metal on the gate barrier layer; and/or forming a gate capping layer. Forming the gate insulating layer may include forming a first gate oxide layer by primarily oxidizing the active region's surface, and forming a second gate oxide layer between the active region's surface and the first gate oxide layer by secondarily oxidizing the active region's surface. The gate capping layer may be in contact with the gate insulating layer, gate barrier layer, and/or gate electrode layer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160412&DB=EPODOC&CC=US&NR=9312124B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160412&DB=EPODOC&CC=US&NR=9312124B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARK TAI-SU</creatorcontrib><creatorcontrib>LEE GUN-JOONG</creatorcontrib><creatorcontrib>HAN SANGUL</creatorcontrib><creatorcontrib>YOON JOO-BYOUNG</creatorcontrib><creatorcontrib>LEE YOUNG-DONG</creatorcontrib><title>Methods of fabricating gate insulating layers in gate trenches and methods of fabricating semiconductor devices including the same</title><description>A method of fabricating a semiconductor device may include: forming a field region defining an active region in a substrate; forming a gate trench in which the active and field regions are partially exposed; forming a gate insulating layer on a surface of the active region; conformally forming a gate barrier layer including metal on the gate insulating layer and partially exposed field region; forming a gate electrode layer including metal on the gate barrier layer; and/or forming a gate capping layer. Forming the gate insulating layer may include forming a first gate oxide layer by primarily oxidizing the active region's surface, and forming a second gate oxide layer between the active region's surface and the first gate oxide layer by secondarily oxidizing the active region's surface. The gate capping layer may be in contact with the gate insulating layer, gate barrier layer, and/or gate electrode layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEOgkAQRGksjPoP-wMWgI2tRmNjpdZk3RvgkuOO3B4mtn65EiwtrCYzb_Lm2euM1AajFGqq-R6tcLK-oYYTyHod3NQdPxH1s0wkRXhpocTeUPdboeisBG8GSSGSwcMKRoO4wYw8tSDlDstsVrNTrL65yOh4uO5Pa_ShgvYs8EjV7bIt8yIvNrui_OPyBoVaSik</recordid><startdate>20160412</startdate><enddate>20160412</enddate><creator>PARK TAI-SU</creator><creator>LEE GUN-JOONG</creator><creator>HAN SANGUL</creator><creator>YOON JOO-BYOUNG</creator><creator>LEE YOUNG-DONG</creator><scope>EVB</scope></search><sort><creationdate>20160412</creationdate><title>Methods of fabricating gate insulating layers in gate trenches and methods of fabricating semiconductor devices including the same</title><author>PARK TAI-SU ; LEE GUN-JOONG ; HAN SANGUL ; YOON JOO-BYOUNG ; LEE YOUNG-DONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9312124B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>PARK TAI-SU</creatorcontrib><creatorcontrib>LEE GUN-JOONG</creatorcontrib><creatorcontrib>HAN SANGUL</creatorcontrib><creatorcontrib>YOON JOO-BYOUNG</creatorcontrib><creatorcontrib>LEE YOUNG-DONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARK TAI-SU</au><au>LEE GUN-JOONG</au><au>HAN SANGUL</au><au>YOON JOO-BYOUNG</au><au>LEE YOUNG-DONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of fabricating gate insulating layers in gate trenches and methods of fabricating semiconductor devices including the same</title><date>2016-04-12</date><risdate>2016</risdate><abstract>A method of fabricating a semiconductor device may include: forming a field region defining an active region in a substrate; forming a gate trench in which the active and field regions are partially exposed; forming a gate insulating layer on a surface of the active region; conformally forming a gate barrier layer including metal on the gate insulating layer and partially exposed field region; forming a gate electrode layer including metal on the gate barrier layer; and/or forming a gate capping layer. Forming the gate insulating layer may include forming a first gate oxide layer by primarily oxidizing the active region's surface, and forming a second gate oxide layer between the active region's surface and the first gate oxide layer by secondarily oxidizing the active region's surface. The gate capping layer may be in contact with the gate insulating layer, gate barrier layer, and/or gate electrode layer.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US9312124B2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Methods of fabricating gate insulating layers in gate trenches and methods of fabricating semiconductor devices including the same |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T07%3A44%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARK%20TAI-SU&rft.date=2016-04-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9312124B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |