Memory system, semiconductor memory device and operating method thereof

Disclosed are a memory system, a semiconductor memory device and a method of operating the same. The memory system includes: a memory controller to output a command, address and data; and a semiconductor memory device to store at least one page data in each memory cell in response to the command, th...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	CHO WAN IK, KIM MYUNG SU, CHUNG SEUNG JAE, LEE SANG KYU
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	CHO WAN IK KIM MYUNG SU CHUNG SEUNG JAE LEE SANG KYU
description	Disclosed are a memory system, a semiconductor memory device and a method of operating the same. The memory system includes: a memory controller to output a command, address and data; and a semiconductor memory device to store at least one page data in each memory cell in response to the command, the address and the data, the memory controller to separately output first address used for determining the at least one page data from the data and second address used for determining a word line coupled to at least one memory cell.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9298650B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9298650B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9298650B23</originalsourceid><addsrcrecordid>eNrjZHD3Tc3NL6pUKK4sLknN1VEoTs3NTM7PSylNLskvUsiFSKaklmUmpyok5qUo5BekFiWWZOalA-VKMvJTFEoyUotS89N4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakl8aLClkaWFmamBk5ExEUoASwE0Sg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory system, semiconductor memory device and operating method thereof</title><source>esp@cenet</source><creator>CHO WAN IK ; KIM MYUNG SU ; CHUNG SEUNG JAE ; LEE SANG KYU</creator><creatorcontrib>CHO WAN IK ; KIM MYUNG SU ; CHUNG SEUNG JAE ; LEE SANG KYU</creatorcontrib><description>Disclosed are a memory system, a semiconductor memory device and a method of operating the same. The memory system includes: a memory controller to output a command, address and data; and a semiconductor memory device to store at least one page data in each memory cell in response to the command, the address and the data, the memory controller to separately output first address used for determining the at least one page data from the data and second address used for determining a word line coupled to at least one memory cell.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160329&DB=EPODOC&CC=US&NR=9298650B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160329&DB=EPODOC&CC=US&NR=9298650B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHO WAN IK</creatorcontrib><creatorcontrib>KIM MYUNG SU</creatorcontrib><creatorcontrib>CHUNG SEUNG JAE</creatorcontrib><creatorcontrib>LEE SANG KYU</creatorcontrib><title>Memory system, semiconductor memory device and operating method thereof</title><description>Disclosed are a memory system, a semiconductor memory device and a method of operating the same. The memory system includes: a memory controller to output a command, address and data; and a semiconductor memory device to store at least one page data in each memory cell in response to the command, the address and the data, the memory controller to separately output first address used for determining the at least one page data from the data and second address used for determining a word line coupled to at least one memory cell.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD3Tc3NL6pUKK4sLknN1VEoTs3NTM7PSylNLskvUsiFSKaklmUmpyok5qUo5BekFiWWZOalA-VKMvJTFEoyUotS89N4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakl8aLClkaWFmamBk5ExEUoASwE0Sg</recordid><startdate>20160329</startdate><enddate>20160329</enddate><creator>CHO WAN IK</creator><creator>KIM MYUNG SU</creator><creator>CHUNG SEUNG JAE</creator><creator>LEE SANG KYU</creator><scope>EVB</scope></search><sort><creationdate>20160329</creationdate><title>Memory system, semiconductor memory device and operating method thereof</title><author>CHO WAN IK ; KIM MYUNG SU ; CHUNG SEUNG JAE ; LEE SANG KYU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9298650B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHO WAN IK</creatorcontrib><creatorcontrib>KIM MYUNG SU</creatorcontrib><creatorcontrib>CHUNG SEUNG JAE</creatorcontrib><creatorcontrib>LEE SANG KYU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHO WAN IK</au><au>KIM MYUNG SU</au><au>CHUNG SEUNG JAE</au><au>LEE SANG KYU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory system, semiconductor memory device and operating method thereof</title><date>2016-03-29</date><risdate>2016</risdate><abstract>Disclosed are a memory system, a semiconductor memory device and a method of operating the same. The memory system includes: a memory controller to output a command, address and data; and a semiconductor memory device to store at least one page data in each memory cell in response to the command, the address and the data, the memory controller to separately output first address used for determining the at least one page data from the data and second address used for determining a word line coupled to at least one memory cell.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US9298650B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Memory system, semiconductor memory device and operating method thereof
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T04%3A24%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHO%20WAN%20IK&rft.date=2016-03-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9298650B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true