Read clock forwarding for multiple source-synchronous memory interfaces

Read clock forwarding for multiple source-synchronous memory interfaces

Systems, devices, and circuits for source-synchronous memory interfaces are disclosed. For example, a device includes a first NAND gate with an input for receiving a serial mode enable signal. In addition, the device also includes a second NAND gate with an input for receiving a forwarded strobe sig...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MITTAL JAYANT, MAGEE TERENCE J
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MITTAL JAYANT
MAGEE TERENCE J
description Systems, devices, and circuits for source-synchronous memory interfaces are disclosed. For example, a device includes a first NAND gate with an input for receiving a serial mode enable signal. In addition, the device also includes a second NAND gate with an input for receiving a forwarded strobe signal and an input for receiving an output of the first NAND gate. The device also includes a third NAND gate with an input for receiving a data strobe signal, and an XNOR gate with an input for receiving an output of the second NAND gate and an input for receiving an output of the third NAND gate.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9281049B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9281049B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9281049B13</originalsourceid><addsrcrecordid>eNrjZHAPSk1MUUjOyU_OVkjLLypPLErJzEsHMRVyS3NKMgtyUhWK80uLklN1iyvzkjOK8vPyS4sVclNz84sqFTLzSlKL0hKTU4t5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcQFQTV5qSXxosKWRhaGBiaWToTERSgBfhzSU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Read clock forwarding for multiple source-synchronous memory interfaces</title><source>esp@cenet</source><creator>MITTAL JAYANT ; MAGEE TERENCE J</creator><creatorcontrib>MITTAL JAYANT ; MAGEE TERENCE J</creatorcontrib><description>Systems, devices, and circuits for source-synchronous memory interfaces are disclosed. For example, a device includes a first NAND gate with an input for receiving a serial mode enable signal. In addition, the device also includes a second NAND gate with an input for receiving a forwarded strobe signal and an input for receiving an output of the first NAND gate. The device also includes a third NAND gate with an input for receiving a data strobe signal, and an XNOR gate with an input for receiving an output of the second NAND gate and an input for receiving an output of the third NAND gate.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160308&amp;DB=EPODOC&amp;CC=US&amp;NR=9281049B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160308&amp;DB=EPODOC&amp;CC=US&amp;NR=9281049B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MITTAL JAYANT</creatorcontrib><creatorcontrib>MAGEE TERENCE J</creatorcontrib><title>Read clock forwarding for multiple source-synchronous memory interfaces</title><description>Systems, devices, and circuits for source-synchronous memory interfaces are disclosed. For example, a device includes a first NAND gate with an input for receiving a serial mode enable signal. In addition, the device also includes a second NAND gate with an input for receiving a forwarded strobe signal and an input for receiving an output of the first NAND gate. The device also includes a third NAND gate with an input for receiving a data strobe signal, and an XNOR gate with an input for receiving an output of the second NAND gate and an input for receiving an output of the third NAND gate.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAPSk1MUUjOyU_OVkjLLypPLErJzEsHMRVyS3NKMgtyUhWK80uLklN1iyvzkjOK8vPyS4sVclNz84sqFTLzSlKL0hKTU4t5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcQFQTV5qSXxosKWRhaGBiaWToTERSgBfhzSU</recordid><startdate>20160308</startdate><enddate>20160308</enddate><creator>MITTAL JAYANT</creator><creator>MAGEE TERENCE J</creator><scope>EVB</scope></search><sort><creationdate>20160308</creationdate><title>Read clock forwarding for multiple source-synchronous memory interfaces</title><author>MITTAL JAYANT ; MAGEE TERENCE J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9281049B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>MITTAL JAYANT</creatorcontrib><creatorcontrib>MAGEE TERENCE J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MITTAL JAYANT</au><au>MAGEE TERENCE J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Read clock forwarding for multiple source-synchronous memory interfaces</title><date>2016-03-08</date><risdate>2016</risdate><abstract>Systems, devices, and circuits for source-synchronous memory interfaces are disclosed. For example, a device includes a first NAND gate with an input for receiving a serial mode enable signal. In addition, the device also includes a second NAND gate with an input for receiving a forwarded strobe signal and an input for receiving an output of the first NAND gate. The device also includes a third NAND gate with an input for receiving a data strobe signal, and an XNOR gate with an input for receiving an output of the second NAND gate and an input for receiving an output of the third NAND gate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9281049B1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Read clock forwarding for multiple source-synchronous memory interfaces
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T15%3A09%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MITTAL%20JAYANT&rft.date=2016-03-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9281049B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true