Power transistor arrangement and package having the same

Power transistor arrangement and package having the same

Various embodiments provide a power transistor arrangement, which may include a carrier including at least a main region, a first terminal region and a second terminal region being electrically isolated from each other; a first power transistor having a control electrode, a first power electrode and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: OTREMBA RALF, HOEGLAUER JOSEF, SCHLOEGEL XAVER, SCHREDL JUERGEN, SCHIESS KLAUS
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OTREMBA RALF
HOEGLAUER JOSEF
SCHLOEGEL XAVER
SCHREDL JUERGEN
SCHIESS KLAUS
description Various embodiments provide a power transistor arrangement, which may include a carrier including at least a main region, a first terminal region and a second terminal region being electrically isolated from each other; a first power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the main region of the carrier such that its first power electrode is facing towards and is electrically coupled to the main region of the carrier; a second power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the terminal regions of the carrier such that its control electrode and its first power electrode are facing towards the terminal regions, and having its control electrode being electrically coupled to the first terminal region and its first power electrode being electrically coupled to the second terminal region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9263440B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9263440B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9263440B23</originalsourceid><addsrcrecordid>eNrjZLAIyC9PLVIoKUrMK84sLskvUkgsArLTU3NT80oUEvNSFAoSk7MT01MVMhLLMvPSFUoyUhWKE3NTeRhY0xJzilN5oTQ3g4Kba4izh25qQX58ajFQV2peakl8aLClkZmxiYmBk5ExEUoAywwuJg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power transistor arrangement and package having the same</title><source>esp@cenet</source><creator>OTREMBA RALF ; HOEGLAUER JOSEF ; SCHLOEGEL XAVER ; SCHREDL JUERGEN ; SCHIESS KLAUS</creator><creatorcontrib>OTREMBA RALF ; HOEGLAUER JOSEF ; SCHLOEGEL XAVER ; SCHREDL JUERGEN ; SCHIESS KLAUS</creatorcontrib><description>Various embodiments provide a power transistor arrangement, which may include a carrier including at least a main region, a first terminal region and a second terminal region being electrically isolated from each other; a first power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the main region of the carrier such that its first power electrode is facing towards and is electrically coupled to the main region of the carrier; a second power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the terminal regions of the carrier such that its control electrode and its first power electrode are facing towards the terminal regions, and having its control electrode being electrically coupled to the first terminal region and its first power electrode being electrically coupled to the second terminal region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160216&amp;DB=EPODOC&amp;CC=US&amp;NR=9263440B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160216&amp;DB=EPODOC&amp;CC=US&amp;NR=9263440B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OTREMBA RALF</creatorcontrib><creatorcontrib>HOEGLAUER JOSEF</creatorcontrib><creatorcontrib>SCHLOEGEL XAVER</creatorcontrib><creatorcontrib>SCHREDL JUERGEN</creatorcontrib><creatorcontrib>SCHIESS KLAUS</creatorcontrib><title>Power transistor arrangement and package having the same</title><description>Various embodiments provide a power transistor arrangement, which may include a carrier including at least a main region, a first terminal region and a second terminal region being electrically isolated from each other; a first power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the main region of the carrier such that its first power electrode is facing towards and is electrically coupled to the main region of the carrier; a second power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the terminal regions of the carrier such that its control electrode and its first power electrode are facing towards the terminal regions, and having its control electrode being electrically coupled to the first terminal region and its first power electrode being electrically coupled to the second terminal region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAIyC9PLVIoKUrMK84sLskvUkgsArLTU3NT80oUEvNSFAoSk7MT01MVMhLLMvPSFUoyUhWKE3NTeRhY0xJzilN5oTQ3g4Kba4izh25qQX58ajFQV2peakl8aLClkZmxiYmBk5ExEUoAywwuJg</recordid><startdate>20160216</startdate><enddate>20160216</enddate><creator>OTREMBA RALF</creator><creator>HOEGLAUER JOSEF</creator><creator>SCHLOEGEL XAVER</creator><creator>SCHREDL JUERGEN</creator><creator>SCHIESS KLAUS</creator><scope>EVB</scope></search><sort><creationdate>20160216</creationdate><title>Power transistor arrangement and package having the same</title><author>OTREMBA RALF ; HOEGLAUER JOSEF ; SCHLOEGEL XAVER ; SCHREDL JUERGEN ; SCHIESS KLAUS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9263440B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>OTREMBA RALF</creatorcontrib><creatorcontrib>HOEGLAUER JOSEF</creatorcontrib><creatorcontrib>SCHLOEGEL XAVER</creatorcontrib><creatorcontrib>SCHREDL JUERGEN</creatorcontrib><creatorcontrib>SCHIESS KLAUS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OTREMBA RALF</au><au>HOEGLAUER JOSEF</au><au>SCHLOEGEL XAVER</au><au>SCHREDL JUERGEN</au><au>SCHIESS KLAUS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power transistor arrangement and package having the same</title><date>2016-02-16</date><risdate>2016</risdate><abstract>Various embodiments provide a power transistor arrangement, which may include a carrier including at least a main region, a first terminal region and a second terminal region being electrically isolated from each other; a first power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the main region of the carrier such that its first power electrode is facing towards and is electrically coupled to the main region of the carrier; a second power transistor having a control electrode, a first power electrode and a second power electrode, and being arranged on the terminal regions of the carrier such that its control electrode and its first power electrode are facing towards the terminal regions, and having its control electrode being electrically coupled to the first terminal region and its first power electrode being electrically coupled to the second terminal region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9263440B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Power transistor arrangement and package having the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T22%3A28%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OTREMBA%20RALF&rft.date=2016-02-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9263440B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true