Read assist for an SRAM using a word line suppression circuit

A memory circuit includes at least one bit cell that receives a word line, complementary bit lines and an array supply voltage and a word line suppression circuit. The word line suppression circuit includes two PFETs with their drains connected to the word line and their sources connected to the arr...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	CLINTON MICHAEL PATRICK, MENEZES VINOD J, HOLLA LAKSHMIKANTHA V, HOUSTON THEODORE W
Format:	Patent
Sprache:	eng
Schlagworte:	INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	CLINTON MICHAEL PATRICK MENEZES VINOD J HOLLA LAKSHMIKANTHA V HOUSTON THEODORE W
description	A memory circuit includes at least one bit cell that receives a word line, complementary bit lines and an array supply voltage and a word line suppression circuit. The word line suppression circuit includes two PFETs with their drains connected to the word line and their sources connected to the array supply voltage and an NFET with its source connected to ground and its drain connected to the word line. The NFET is inactivated before the PFETs are activated. One of the PFETs is activated before the other PFET is activated so as to control the slew rate of the word line and improve the static noise margin of the at least one bit cell.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9236113B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9236113B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9236113B23</originalsourceid><addsrcrecordid>eNrjZLANSk1MUUgsLs4sLlFIyy9SSMxTCA5y9FUoLc7MS1dIVCjPL0pRyMnMS1UoLi0oKEoFqszPU0jOLEouzSzhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGWRsZmhobGTkbGRCgBAFoFLy0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Read assist for an SRAM using a word line suppression circuit</title><source>esp@cenet</source><creator>CLINTON MICHAEL PATRICK ; MENEZES VINOD J ; HOLLA LAKSHMIKANTHA V ; HOUSTON THEODORE W</creator><creatorcontrib>CLINTON MICHAEL PATRICK ; MENEZES VINOD J ; HOLLA LAKSHMIKANTHA V ; HOUSTON THEODORE W</creatorcontrib><description>A memory circuit includes at least one bit cell that receives a word line, complementary bit lines and an array supply voltage and a word line suppression circuit. The word line suppression circuit includes two PFETs with their drains connected to the word line and their sources connected to the array supply voltage and an NFET with its source connected to ground and its drain connected to the word line. The NFET is inactivated before the PFETs are activated. One of the PFETs is activated before the other PFET is activated so as to control the slew rate of the word line and improve the static noise margin of the at least one bit cell.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160112&DB=EPODOC&CC=US&NR=9236113B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160112&DB=EPODOC&CC=US&NR=9236113B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CLINTON MICHAEL PATRICK</creatorcontrib><creatorcontrib>MENEZES VINOD J</creatorcontrib><creatorcontrib>HOLLA LAKSHMIKANTHA V</creatorcontrib><creatorcontrib>HOUSTON THEODORE W</creatorcontrib><title>Read assist for an SRAM using a word line suppression circuit</title><description>A memory circuit includes at least one bit cell that receives a word line, complementary bit lines and an array supply voltage and a word line suppression circuit. The word line suppression circuit includes two PFETs with their drains connected to the word line and their sources connected to the array supply voltage and an NFET with its source connected to ground and its drain connected to the word line. The NFET is inactivated before the PFETs are activated. One of the PFETs is activated before the other PFET is activated so as to control the slew rate of the word line and improve the static noise margin of the at least one bit cell.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLANSk1MUUgsLs4sLlFIyy9SSMxTCA5y9FUoLc7MS1dIVCjPL0pRyMnMS1UoLi0oKEoFqszPU0jOLEouzSzhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGWRsZmhobGTkbGRCgBAFoFLy0</recordid><startdate>20160112</startdate><enddate>20160112</enddate><creator>CLINTON MICHAEL PATRICK</creator><creator>MENEZES VINOD J</creator><creator>HOLLA LAKSHMIKANTHA V</creator><creator>HOUSTON THEODORE W</creator><scope>EVB</scope></search><sort><creationdate>20160112</creationdate><title>Read assist for an SRAM using a word line suppression circuit</title><author>CLINTON MICHAEL PATRICK ; MENEZES VINOD J ; HOLLA LAKSHMIKANTHA V ; HOUSTON THEODORE W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9236113B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>CLINTON MICHAEL PATRICK</creatorcontrib><creatorcontrib>MENEZES VINOD J</creatorcontrib><creatorcontrib>HOLLA LAKSHMIKANTHA V</creatorcontrib><creatorcontrib>HOUSTON THEODORE W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CLINTON MICHAEL PATRICK</au><au>MENEZES VINOD J</au><au>HOLLA LAKSHMIKANTHA V</au><au>HOUSTON THEODORE W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Read assist for an SRAM using a word line suppression circuit</title><date>2016-01-12</date><risdate>2016</risdate><abstract>A memory circuit includes at least one bit cell that receives a word line, complementary bit lines and an array supply voltage and a word line suppression circuit. The word line suppression circuit includes two PFETs with their drains connected to the word line and their sources connected to the array supply voltage and an NFET with its source connected to ground and its drain connected to the word line. The NFET is inactivated before the PFETs are activated. One of the PFETs is activated before the other PFET is activated so as to control the slew rate of the word line and improve the static noise margin of the at least one bit cell.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US9236113B2
source	esp@cenet
subjects	INFORMATION STORAGE PHYSICS STATIC STORES
title	Read assist for an SRAM using a word line suppression circuit
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T22%3A50%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CLINTON%20MICHAEL%20PATRICK&rft.date=2016-01-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9236113B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true