System and method for preparing partially reconfigurable circuit designs
A circuit design is created in a computer memory in response to user input to a computer processor. The circuit design has a static portion. A virtual socket is instantiated in the circuit design in response to user input, and one or more reconfigurable modules are instantiated in the virtual socket...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KASAT AMIT SHIRAZI NABEEL SUNDARARAJAN ARVIND ROBINSON DAVID |
| description | A circuit design is created in a computer memory in response to user input to a computer processor. The circuit design has a static portion. A virtual socket is instantiated in the circuit design in response to user input, and one or more reconfigurable modules are instantiated in the virtual socket in response to user input. The static portion of the circuit design is coupled to the one or more reconfigurable modules, and configuration data are generated from the circuit design. The configuration data include a configuration bitstream corresponding to the static portion of the circuit design and one or more partial configuration bitstreams corresponding to the one or more reconfigurable modules. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9183339B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9183339B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9183339B13</originalsourceid><addsrcrecordid>eNqNyjEOwjAMAMAsDAj4gz_AUGWhK4iqe2GuTOIES6kTOenQ38PAA5huub0Zp602WgDFw0LtnT2ErFCUCipLhC-NMaUNlFyWwHFVfCUCx-pWbuCpcpR6NLuAqdLp58HAcH_cxjOVPFMt6Eiozc-p7y7W2v7a2T_KB4wUNMk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for preparing partially reconfigurable circuit designs</title><source>esp@cenet</source><creator>KASAT AMIT ; SHIRAZI NABEEL ; SUNDARARAJAN ARVIND ; ROBINSON DAVID</creator><creatorcontrib>KASAT AMIT ; SHIRAZI NABEEL ; SUNDARARAJAN ARVIND ; ROBINSON DAVID</creatorcontrib><description>A circuit design is created in a computer memory in response to user input to a computer processor. The circuit design has a static portion. A virtual socket is instantiated in the circuit design in response to user input, and one or more reconfigurable modules are instantiated in the virtual socket in response to user input. The static portion of the circuit design is coupled to the one or more reconfigurable modules, and configuration data are generated from the circuit design. The configuration data include a configuration bitstream corresponding to the static portion of the circuit design and one or more partial configuration bitstreams corresponding to the one or more reconfigurable modules.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151110&DB=EPODOC&CC=US&NR=9183339B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151110&DB=EPODOC&CC=US&NR=9183339B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KASAT AMIT</creatorcontrib><creatorcontrib>SHIRAZI NABEEL</creatorcontrib><creatorcontrib>SUNDARARAJAN ARVIND</creatorcontrib><creatorcontrib>ROBINSON DAVID</creatorcontrib><title>System and method for preparing partially reconfigurable circuit designs</title><description>A circuit design is created in a computer memory in response to user input to a computer processor. The circuit design has a static portion. A virtual socket is instantiated in the circuit design in response to user input, and one or more reconfigurable modules are instantiated in the virtual socket in response to user input. The static portion of the circuit design is coupled to the one or more reconfigurable modules, and configuration data are generated from the circuit design. The configuration data include a configuration bitstream corresponding to the static portion of the circuit design and one or more partial configuration bitstreams corresponding to the one or more reconfigurable modules.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEOwjAMAMAsDAj4gz_AUGWhK4iqe2GuTOIES6kTOenQ38PAA5huub0Zp602WgDFw0LtnT2ErFCUCipLhC-NMaUNlFyWwHFVfCUCx-pWbuCpcpR6NLuAqdLp58HAcH_cxjOVPFMt6Eiozc-p7y7W2v7a2T_KB4wUNMk</recordid><startdate>20151110</startdate><enddate>20151110</enddate><creator>KASAT AMIT</creator><creator>SHIRAZI NABEEL</creator><creator>SUNDARARAJAN ARVIND</creator><creator>ROBINSON DAVID</creator><scope>EVB</scope></search><sort><creationdate>20151110</creationdate><title>System and method for preparing partially reconfigurable circuit designs</title><author>KASAT AMIT ; SHIRAZI NABEEL ; SUNDARARAJAN ARVIND ; ROBINSON DAVID</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9183339B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KASAT AMIT</creatorcontrib><creatorcontrib>SHIRAZI NABEEL</creatorcontrib><creatorcontrib>SUNDARARAJAN ARVIND</creatorcontrib><creatorcontrib>ROBINSON DAVID</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KASAT AMIT</au><au>SHIRAZI NABEEL</au><au>SUNDARARAJAN ARVIND</au><au>ROBINSON DAVID</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for preparing partially reconfigurable circuit designs</title><date>2015-11-10</date><risdate>2015</risdate><abstract>A circuit design is created in a computer memory in response to user input to a computer processor. The circuit design has a static portion. A virtual socket is instantiated in the circuit design in response to user input, and one or more reconfigurable modules are instantiated in the virtual socket in response to user input. The static portion of the circuit design is coupled to the one or more reconfigurable modules, and configuration data are generated from the circuit design. The configuration data include a configuration bitstream corresponding to the static portion of the circuit design and one or more partial configuration bitstreams corresponding to the one or more reconfigurable modules.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9183339B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | System and method for preparing partially reconfigurable circuit designs |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T20%3A44%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KASAT%20AMIT&rft.date=2015-11-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9183339B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |