Eye diagram construction display apparatus

Eye diagram construction display apparatus

An eye diagram construction display apparatus includes an amplifier, a first equalizer, an addition unit, a second equalizer, a bit error rate check unit, a clock recovery unit, a clock synthesizer, a processing unit and a display unit. The first equalizer is electrically connected to the amplifier....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KAO TA-JEN, CHENG CHIN-FEN, LEE CHIH-WEI, WANG TE-SHENG
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KAO TA-JEN
CHENG CHIN-FEN
LEE CHIH-WEI
WANG TE-SHENG
description An eye diagram construction display apparatus includes an amplifier, a first equalizer, an addition unit, a second equalizer, a bit error rate check unit, a clock recovery unit, a clock synthesizer, a processing unit and a display unit. The first equalizer is electrically connected to the amplifier. The addition unit is electrically connected to the first equalizer. The second equalizer is electrically connected to the addition unit. The bit error rate check unit is electrically connected to the addition unit. The clock recovery unit is electrically connected to the addition unit and the bit error rate check unit. The clock synthesizer is electrically connected to the clock recovery unit. The processing unit is electrically connected to the addition unit, the bit error rate check unit and the clock recovery unit. The display unit is electrically connected to the processing unit.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9166846B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9166846B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9166846B13</originalsourceid><addsrcrecordid>eNrjZNByrUxVSMlMTC9KzFVIzs8rLikqTS7JzM8DChYX5CRWKiQWFCQWJZaUFvMwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEtDMzMLEzMnQ2MilAAAExEpWw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Eye diagram construction display apparatus</title><source>esp@cenet</source><creator>KAO TA-JEN ; CHENG CHIN-FEN ; LEE CHIH-WEI ; WANG TE-SHENG</creator><creatorcontrib>KAO TA-JEN ; CHENG CHIN-FEN ; LEE CHIH-WEI ; WANG TE-SHENG</creatorcontrib><description>An eye diagram construction display apparatus includes an amplifier, a first equalizer, an addition unit, a second equalizer, a bit error rate check unit, a clock recovery unit, a clock synthesizer, a processing unit and a display unit. The first equalizer is electrically connected to the amplifier. The addition unit is electrically connected to the first equalizer. The second equalizer is electrically connected to the addition unit. The bit error rate check unit is electrically connected to the addition unit. The clock recovery unit is electrically connected to the addition unit and the bit error rate check unit. The clock synthesizer is electrically connected to the clock recovery unit. The processing unit is electrically connected to the addition unit, the bit error rate check unit and the clock recovery unit. The display unit is electrically connected to the processing unit.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20151020&amp;DB=EPODOC&amp;CC=US&amp;NR=9166846B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20151020&amp;DB=EPODOC&amp;CC=US&amp;NR=9166846B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KAO TA-JEN</creatorcontrib><creatorcontrib>CHENG CHIN-FEN</creatorcontrib><creatorcontrib>LEE CHIH-WEI</creatorcontrib><creatorcontrib>WANG TE-SHENG</creatorcontrib><title>Eye diagram construction display apparatus</title><description>An eye diagram construction display apparatus includes an amplifier, a first equalizer, an addition unit, a second equalizer, a bit error rate check unit, a clock recovery unit, a clock synthesizer, a processing unit and a display unit. The first equalizer is electrically connected to the amplifier. The addition unit is electrically connected to the first equalizer. The second equalizer is electrically connected to the addition unit. The bit error rate check unit is electrically connected to the addition unit. The clock recovery unit is electrically connected to the addition unit and the bit error rate check unit. The clock synthesizer is electrically connected to the clock recovery unit. The processing unit is electrically connected to the addition unit, the bit error rate check unit and the clock recovery unit. The display unit is electrically connected to the processing unit.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNByrUxVSMlMTC9KzFVIzs8rLikqTS7JzM8DChYX5CRWKiQWFCQWJZaUFvMwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEtDMzMLEzMnQ2MilAAAExEpWw</recordid><startdate>20151020</startdate><enddate>20151020</enddate><creator>KAO TA-JEN</creator><creator>CHENG CHIN-FEN</creator><creator>LEE CHIH-WEI</creator><creator>WANG TE-SHENG</creator><scope>EVB</scope></search><sort><creationdate>20151020</creationdate><title>Eye diagram construction display apparatus</title><author>KAO TA-JEN ; CHENG CHIN-FEN ; LEE CHIH-WEI ; WANG TE-SHENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9166846B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>KAO TA-JEN</creatorcontrib><creatorcontrib>CHENG CHIN-FEN</creatorcontrib><creatorcontrib>LEE CHIH-WEI</creatorcontrib><creatorcontrib>WANG TE-SHENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KAO TA-JEN</au><au>CHENG CHIN-FEN</au><au>LEE CHIH-WEI</au><au>WANG TE-SHENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Eye diagram construction display apparatus</title><date>2015-10-20</date><risdate>2015</risdate><abstract>An eye diagram construction display apparatus includes an amplifier, a first equalizer, an addition unit, a second equalizer, a bit error rate check unit, a clock recovery unit, a clock synthesizer, a processing unit and a display unit. The first equalizer is electrically connected to the amplifier. The addition unit is electrically connected to the first equalizer. The second equalizer is electrically connected to the addition unit. The bit error rate check unit is electrically connected to the addition unit. The clock recovery unit is electrically connected to the addition unit and the bit error rate check unit. The clock synthesizer is electrically connected to the clock recovery unit. The processing unit is electrically connected to the addition unit, the bit error rate check unit and the clock recovery unit. The display unit is electrically connected to the processing unit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9166846B1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Eye diagram construction display apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T08%3A12%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KAO%20TA-JEN&rft.date=2015-10-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9166846B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true