Memory system and operating method thereof

A memory system includes one or more memory chips, and a repair information storage chip including a nonvolatile memory configured to store a repair information of the one or more memory chips, wherein during an initial operation of the memory system, the repair information stored in the repair info...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM YOUNCHEOL, YOON HYUNSU, JEONG JEONGSU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM YOUNCHEOL
YOON HYUNSU
JEONG JEONGSU
description A memory system includes one or more memory chips, and a repair information storage chip including a nonvolatile memory configured to store a repair information of the one or more memory chips, wherein during an initial operation of the memory system, the repair information stored in the repair information storage chip is transmitted to the one or more memory chips.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9165620B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9165620B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9165620B23</originalsourceid><addsrcrecordid>eNrjZNDyTc3NL6pUKK4sLknNVUjMS1HIL0gtSizJzEtXyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGWhmamZkYGTkbGRCgBAP0JKQU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory system and operating method thereof</title><source>esp@cenet</source><creator>KIM YOUNCHEOL ; YOON HYUNSU ; JEONG JEONGSU</creator><creatorcontrib>KIM YOUNCHEOL ; YOON HYUNSU ; JEONG JEONGSU</creatorcontrib><description>A memory system includes one or more memory chips, and a repair information storage chip including a nonvolatile memory configured to store a repair information of the one or more memory chips, wherein during an initial operation of the memory system, the repair information stored in the repair information storage chip is transmitted to the one or more memory chips.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20151020&amp;DB=EPODOC&amp;CC=US&amp;NR=9165620B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20151020&amp;DB=EPODOC&amp;CC=US&amp;NR=9165620B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM YOUNCHEOL</creatorcontrib><creatorcontrib>YOON HYUNSU</creatorcontrib><creatorcontrib>JEONG JEONGSU</creatorcontrib><title>Memory system and operating method thereof</title><description>A memory system includes one or more memory chips, and a repair information storage chip including a nonvolatile memory configured to store a repair information of the one or more memory chips, wherein during an initial operation of the memory system, the repair information stored in the repair information storage chip is transmitted to the one or more memory chips.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDyTc3NL6pUKK4sLknNVUjMS1HIL0gtSizJzEtXyE0tychPUSjJSC1KzU_jYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGWhmamZkYGTkbGRCgBAP0JKQU</recordid><startdate>20151020</startdate><enddate>20151020</enddate><creator>KIM YOUNCHEOL</creator><creator>YOON HYUNSU</creator><creator>JEONG JEONGSU</creator><scope>EVB</scope></search><sort><creationdate>20151020</creationdate><title>Memory system and operating method thereof</title><author>KIM YOUNCHEOL ; YOON HYUNSU ; JEONG JEONGSU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9165620B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM YOUNCHEOL</creatorcontrib><creatorcontrib>YOON HYUNSU</creatorcontrib><creatorcontrib>JEONG JEONGSU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM YOUNCHEOL</au><au>YOON HYUNSU</au><au>JEONG JEONGSU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory system and operating method thereof</title><date>2015-10-20</date><risdate>2015</risdate><abstract>A memory system includes one or more memory chips, and a repair information storage chip including a nonvolatile memory configured to store a repair information of the one or more memory chips, wherein during an initial operation of the memory system, the repair information stored in the repair information storage chip is transmitted to the one or more memory chips.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US9165620B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Memory system and operating method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T00%3A56%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20YOUNCHEOL&rft.date=2015-10-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9165620B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true