Programmable window of operation for CBRAM
Structures and methods for control of an operating window of a programmable impedance element are disclosed herein. In one embodiment, a semiconductor memory device can include: (i) a memory array having a programmable impedance element; (ii) a register configured to be programmed with data that rep...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG DANIEL C DINH JOHN GILBERT NAD EDWARD JAMESON JOHN ROSS HOLLMER SHANE LEWIS DERRIC ECHEVERRY JUAN PABLO SAENZ |
| description | Structures and methods for control of an operating window of a programmable impedance element are disclosed herein. In one embodiment, a semiconductor memory device can include: (i) a memory array having a programmable impedance element; (ii) a register configured to be programmed with data that represents an erase verify value, a program verify value, and a read trip point resistance value, for the memory array; (iii) a controller configured to determine a mode of operation for the memory array; (iv) a register access circuit configured to read the register to obtain data that corresponds to the mode of operation; and (v) a voltage generator configured to generate a reference voltage based on the register data, where the reference voltage is used to perform an operation on the programmable impedance element corresponding to the mode of operation. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US9047948B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US9047948B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US9047948B13</originalsourceid><addsrcrecordid>eNrjZNAKKMpPL0rMzU1MyklVKM_MS8kvV8hPU8gvSC1KLMnMz1NIyy9ScHYKcvTlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGWBibmliYWTobGRCgBALyVKFY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Programmable window of operation for CBRAM</title><source>esp@cenet</source><creator>WANG DANIEL C ; DINH JOHN ; GILBERT NAD EDWARD ; JAMESON JOHN ROSS ; HOLLMER SHANE ; LEWIS DERRIC ; ECHEVERRY JUAN PABLO SAENZ</creator><creatorcontrib>WANG DANIEL C ; DINH JOHN ; GILBERT NAD EDWARD ; JAMESON JOHN ROSS ; HOLLMER SHANE ; LEWIS DERRIC ; ECHEVERRY JUAN PABLO SAENZ</creatorcontrib><description>Structures and methods for control of an operating window of a programmable impedance element are disclosed herein. In one embodiment, a semiconductor memory device can include: (i) a memory array having a programmable impedance element; (ii) a register configured to be programmed with data that represents an erase verify value, a program verify value, and a read trip point resistance value, for the memory array; (iii) a controller configured to determine a mode of operation for the memory array; (iv) a register access circuit configured to read the register to obtain data that corresponds to the mode of operation; and (v) a voltage generator configured to generate a reference voltage based on the register data, where the reference voltage is used to perform an operation on the programmable impedance element corresponding to the mode of operation.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150602&DB=EPODOC&CC=US&NR=9047948B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150602&DB=EPODOC&CC=US&NR=9047948B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG DANIEL C</creatorcontrib><creatorcontrib>DINH JOHN</creatorcontrib><creatorcontrib>GILBERT NAD EDWARD</creatorcontrib><creatorcontrib>JAMESON JOHN ROSS</creatorcontrib><creatorcontrib>HOLLMER SHANE</creatorcontrib><creatorcontrib>LEWIS DERRIC</creatorcontrib><creatorcontrib>ECHEVERRY JUAN PABLO SAENZ</creatorcontrib><title>Programmable window of operation for CBRAM</title><description>Structures and methods for control of an operating window of a programmable impedance element are disclosed herein. In one embodiment, a semiconductor memory device can include: (i) a memory array having a programmable impedance element; (ii) a register configured to be programmed with data that represents an erase verify value, a program verify value, and a read trip point resistance value, for the memory array; (iii) a controller configured to determine a mode of operation for the memory array; (iv) a register access circuit configured to read the register to obtain data that corresponds to the mode of operation; and (v) a voltage generator configured to generate a reference voltage based on the register data, where the reference voltage is used to perform an operation on the programmable impedance element corresponding to the mode of operation.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAKKMpPL0rMzU1MyklVKM_MS8kvV8hPU8gvSC1KLMnMz1NIyy9ScHYKcvTlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxocGWBibmliYWTobGRCgBALyVKFY</recordid><startdate>20150602</startdate><enddate>20150602</enddate><creator>WANG DANIEL C</creator><creator>DINH JOHN</creator><creator>GILBERT NAD EDWARD</creator><creator>JAMESON JOHN ROSS</creator><creator>HOLLMER SHANE</creator><creator>LEWIS DERRIC</creator><creator>ECHEVERRY JUAN PABLO SAENZ</creator><scope>EVB</scope></search><sort><creationdate>20150602</creationdate><title>Programmable window of operation for CBRAM</title><author>WANG DANIEL C ; DINH JOHN ; GILBERT NAD EDWARD ; JAMESON JOHN ROSS ; HOLLMER SHANE ; LEWIS DERRIC ; ECHEVERRY JUAN PABLO SAENZ</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US9047948B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG DANIEL C</creatorcontrib><creatorcontrib>DINH JOHN</creatorcontrib><creatorcontrib>GILBERT NAD EDWARD</creatorcontrib><creatorcontrib>JAMESON JOHN ROSS</creatorcontrib><creatorcontrib>HOLLMER SHANE</creatorcontrib><creatorcontrib>LEWIS DERRIC</creatorcontrib><creatorcontrib>ECHEVERRY JUAN PABLO SAENZ</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG DANIEL C</au><au>DINH JOHN</au><au>GILBERT NAD EDWARD</au><au>JAMESON JOHN ROSS</au><au>HOLLMER SHANE</au><au>LEWIS DERRIC</au><au>ECHEVERRY JUAN PABLO SAENZ</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Programmable window of operation for CBRAM</title><date>2015-06-02</date><risdate>2015</risdate><abstract>Structures and methods for control of an operating window of a programmable impedance element are disclosed herein. In one embodiment, a semiconductor memory device can include: (i) a memory array having a programmable impedance element; (ii) a register configured to be programmed with data that represents an erase verify value, a program verify value, and a read trip point resistance value, for the memory array; (iii) a controller configured to determine a mode of operation for the memory array; (iv) a register access circuit configured to read the register to obtain data that corresponds to the mode of operation; and (v) a voltage generator configured to generate a reference voltage based on the register data, where the reference voltage is used to perform an operation on the programmable impedance element corresponding to the mode of operation.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US9047948B1 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Programmable window of operation for CBRAM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T16%3A28%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20DANIEL%20C&rft.date=2015-06-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS9047948B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |