Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools
A method of designing a circuit, an apparatus and a structural analysis tool are disclosed. In one embodiment, the structural analysis tool includes: (1) a structural analyzer configured to apply a structural rule to the circuit design in a design environment of said design process having valid timi...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | MEHETRE BALRAM NANA SAXON DOUGLAS J |
description | A method of designing a circuit, an apparatus and a structural analysis tool are disclosed. In one embodiment, the structural analysis tool includes: (1) a structural analyzer configured to apply a structural rule to the circuit design in a design environment of said design process having valid timing data and (2) a structural assessor configured to generate structural data of the circuit design based on application of the structural rule by the structural analyzer. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8959467B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8959467B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8959467B23</originalsourceid><addsrcrecordid>eNqNyzsOwjAQRdE0FAjYw2yAhn9KiEAUdA51ZDkTx5JlWzNjoeweI1gA1SvuefPKKqFsJJP2QNkj6KD9xI7h5WSEtnkAG3JJGFwAnoKM-KmRQLVnkBg9l09fqqAlLdiDcWSyE-iLtOFrltVs0J5x9dtFBbdr29zXmGKHnLTBgNI91ane17vD8bLZ_kHePus_zw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools</title><source>esp@cenet</source><creator>MEHETRE BALRAM NANA ; SAXON DOUGLAS J</creator><creatorcontrib>MEHETRE BALRAM NANA ; SAXON DOUGLAS J</creatorcontrib><description>A method of designing a circuit, an apparatus and a structural analysis tool are disclosed. In one embodiment, the structural analysis tool includes: (1) a structural analyzer configured to apply a structural rule to the circuit design in a design environment of said design process having valid timing data and (2) a structural assessor configured to generate structural data of the circuit design based on application of the structural rule by the structural analyzer.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150217&DB=EPODOC&CC=US&NR=8959467B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150217&DB=EPODOC&CC=US&NR=8959467B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MEHETRE BALRAM NANA</creatorcontrib><creatorcontrib>SAXON DOUGLAS J</creatorcontrib><title>Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools</title><description>A method of designing a circuit, an apparatus and a structural analysis tool are disclosed. In one embodiment, the structural analysis tool includes: (1) a structural analyzer configured to apply a structural rule to the circuit design in a design environment of said design process having valid timing data and (2) a structural assessor configured to generate structural data of the circuit design based on application of the structural rule by the structural analyzer.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyzsOwjAQRdE0FAjYw2yAhn9KiEAUdA51ZDkTx5JlWzNjoeweI1gA1SvuefPKKqFsJJP2QNkj6KD9xI7h5WSEtnkAG3JJGFwAnoKM-KmRQLVnkBg9l09fqqAlLdiDcWSyE-iLtOFrltVs0J5x9dtFBbdr29zXmGKHnLTBgNI91ane17vD8bLZ_kHePus_zw</recordid><startdate>20150217</startdate><enddate>20150217</enddate><creator>MEHETRE BALRAM NANA</creator><creator>SAXON DOUGLAS J</creator><scope>EVB</scope></search><sort><creationdate>20150217</creationdate><title>Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools</title><author>MEHETRE BALRAM NANA ; SAXON DOUGLAS J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8959467B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MEHETRE BALRAM NANA</creatorcontrib><creatorcontrib>SAXON DOUGLAS J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MEHETRE BALRAM NANA</au><au>SAXON DOUGLAS J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools</title><date>2015-02-17</date><risdate>2015</risdate><abstract>A method of designing a circuit, an apparatus and a structural analysis tool are disclosed. In one embodiment, the structural analysis tool includes: (1) a structural analyzer configured to apply a structural rule to the circuit design in a design environment of said design process having valid timing data and (2) a structural assessor configured to generate structural data of the circuit design based on application of the structural rule by the structural analyzer.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US8959467B2 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Structural rule analysis with TCL scripts in synthesis or STA tools and integrated circuit design tools |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T11%3A23%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MEHETRE%20BALRAM%20NANA&rft.date=2015-02-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8959467B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |