Methods of fabricating isolation regions of semiconductor devices and structures thereof
Methods of fabricating isolation regions of semiconductor devices and structures thereof are disclosed. In a preferred embodiment, a semiconductor device includes a workpiece and at least one trench formed in the workpiece. The at least one trench includes sidewalls, a bottom surface, a lower portio...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HAMPP ROLAND TILKE ARMIN HONG BEE KIM CULMSEE MARCUS STAPELMANN CHRIS |
| description | Methods of fabricating isolation regions of semiconductor devices and structures thereof are disclosed. In a preferred embodiment, a semiconductor device includes a workpiece and at least one trench formed in the workpiece. The at least one trench includes sidewalls, a bottom surface, a lower portion, and an upper portion. A first liner is disposed over the sidewalls and the bottom surface of the at least one trench. A second liner is disposed over the first liner in the lower portion of the at least one trench. A first insulating material is disposed over the second liner in the lower portion of the at least one trench. A second insulating material is disposed over the first insulating material in the upper portion of the at least one trench. The first liner, the second liner, the first insulating material, and the second insulating material comprise an isolation region of the semiconductor device. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8936995B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8936995B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8936995B23</originalsourceid><addsrcrecordid>eNqNijEOwjAQBNNQIOAP9wEaIhBuiUA0VIBEFxl7nVgKvujO4f1YiAdQze5o5tXjgtyzV-JAwT4lOptj6igqD2VxIkFX8A0Ur-g4-cllFvJ4RwclmzxpliInKTf3EHBYVrNgB8Xqx0VFp-OtOa8xcgsdrUNCbu_Xval3xmwPm_qP5AObrjsa</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of fabricating isolation regions of semiconductor devices and structures thereof</title><source>esp@cenet</source><creator>HAMPP ROLAND ; TILKE ARMIN ; HONG BEE KIM ; CULMSEE MARCUS ; STAPELMANN CHRIS</creator><creatorcontrib>HAMPP ROLAND ; TILKE ARMIN ; HONG BEE KIM ; CULMSEE MARCUS ; STAPELMANN CHRIS</creatorcontrib><description>Methods of fabricating isolation regions of semiconductor devices and structures thereof are disclosed. In a preferred embodiment, a semiconductor device includes a workpiece and at least one trench formed in the workpiece. The at least one trench includes sidewalls, a bottom surface, a lower portion, and an upper portion. A first liner is disposed over the sidewalls and the bottom surface of the at least one trench. A second liner is disposed over the first liner in the lower portion of the at least one trench. A first insulating material is disposed over the second liner in the lower portion of the at least one trench. A second insulating material is disposed over the first insulating material in the upper portion of the at least one trench. The first liner, the second liner, the first insulating material, and the second insulating material comprise an isolation region of the semiconductor device.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150120&DB=EPODOC&CC=US&NR=8936995B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150120&DB=EPODOC&CC=US&NR=8936995B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAMPP ROLAND</creatorcontrib><creatorcontrib>TILKE ARMIN</creatorcontrib><creatorcontrib>HONG BEE KIM</creatorcontrib><creatorcontrib>CULMSEE MARCUS</creatorcontrib><creatorcontrib>STAPELMANN CHRIS</creatorcontrib><title>Methods of fabricating isolation regions of semiconductor devices and structures thereof</title><description>Methods of fabricating isolation regions of semiconductor devices and structures thereof are disclosed. In a preferred embodiment, a semiconductor device includes a workpiece and at least one trench formed in the workpiece. The at least one trench includes sidewalls, a bottom surface, a lower portion, and an upper portion. A first liner is disposed over the sidewalls and the bottom surface of the at least one trench. A second liner is disposed over the first liner in the lower portion of the at least one trench. A first insulating material is disposed over the second liner in the lower portion of the at least one trench. A second insulating material is disposed over the first insulating material in the upper portion of the at least one trench. The first liner, the second liner, the first insulating material, and the second insulating material comprise an isolation region of the semiconductor device.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNijEOwjAQBNNQIOAP9wEaIhBuiUA0VIBEFxl7nVgKvujO4f1YiAdQze5o5tXjgtyzV-JAwT4lOptj6igqD2VxIkFX8A0Ur-g4-cllFvJ4RwclmzxpliInKTf3EHBYVrNgB8Xqx0VFp-OtOa8xcgsdrUNCbu_Xval3xmwPm_qP5AObrjsa</recordid><startdate>20150120</startdate><enddate>20150120</enddate><creator>HAMPP ROLAND</creator><creator>TILKE ARMIN</creator><creator>HONG BEE KIM</creator><creator>CULMSEE MARCUS</creator><creator>STAPELMANN CHRIS</creator><scope>EVB</scope></search><sort><creationdate>20150120</creationdate><title>Methods of fabricating isolation regions of semiconductor devices and structures thereof</title><author>HAMPP ROLAND ; TILKE ARMIN ; HONG BEE KIM ; CULMSEE MARCUS ; STAPELMANN CHRIS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8936995B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HAMPP ROLAND</creatorcontrib><creatorcontrib>TILKE ARMIN</creatorcontrib><creatorcontrib>HONG BEE KIM</creatorcontrib><creatorcontrib>CULMSEE MARCUS</creatorcontrib><creatorcontrib>STAPELMANN CHRIS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAMPP ROLAND</au><au>TILKE ARMIN</au><au>HONG BEE KIM</au><au>CULMSEE MARCUS</au><au>STAPELMANN CHRIS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of fabricating isolation regions of semiconductor devices and structures thereof</title><date>2015-01-20</date><risdate>2015</risdate><abstract>Methods of fabricating isolation regions of semiconductor devices and structures thereof are disclosed. In a preferred embodiment, a semiconductor device includes a workpiece and at least one trench formed in the workpiece. The at least one trench includes sidewalls, a bottom surface, a lower portion, and an upper portion. A first liner is disposed over the sidewalls and the bottom surface of the at least one trench. A second liner is disposed over the first liner in the lower portion of the at least one trench. A first insulating material is disposed over the second liner in the lower portion of the at least one trench. A second insulating material is disposed over the first insulating material in the upper portion of the at least one trench. The first liner, the second liner, the first insulating material, and the second insulating material comprise an isolation region of the semiconductor device.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8936995B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Methods of fabricating isolation regions of semiconductor devices and structures thereof |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T10%3A11%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAMPP%20ROLAND&rft.date=2015-01-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8936995B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |