Method of manufacturing semiconductor device, semiconductor device and multilayer wafer structure
Grooves are formed on the front surfaces of first and second semiconductor wafers each including an aggregate of a plurality of semiconductor chips. The grooves each extend on a dicing line set between the semiconductor chips and to have a larger width than the dicing line. Thereafter the first and...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MORIFUJI TADAHIRO ABE YOSHIYUKI UEMATSU TOSHIHIDE MIYAZAKI CHUICHI SHIMAMOTO HARUO |
| description | Grooves are formed on the front surfaces of first and second semiconductor wafers each including an aggregate of a plurality of semiconductor chips. The grooves each extend on a dicing line set between the semiconductor chips and to have a larger width than the dicing line. Thereafter the first and second semiconductor wafers are arranged so that the front surfaces thereof are opposed to each other, and the space between the first semiconductor wafer and the second semiconductor wafer is sealed with underfill. Thereafter the rear surfaces of the first and second semiconductor wafers are polished until at least the grooves are exposed, and a structure including the first and second semiconductor wafers and the underfill is cut on the dicing line. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8883566B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8883566B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8883566B23</originalsourceid><addsrcrecordid>eNqNjLsKAjEQRbexEPUf5gO0cXFJ7aLYWKn1MiQ3GshjSSaKf6-CpYXNPXA43GnDR8gtGUqWAsdqWUvNLl6pIDidoqlaUiaDu9NY_rTE0VCoXpznJzI92L63SK6fL8ybiWVfsPhy1tB-d-4PK4xpQBlZI0KGy0kp1W66brtu_0heHj0-pw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of manufacturing semiconductor device, semiconductor device and multilayer wafer structure</title><source>esp@cenet</source><creator>MORIFUJI TADAHIRO ; ABE YOSHIYUKI ; UEMATSU TOSHIHIDE ; MIYAZAKI CHUICHI ; SHIMAMOTO HARUO</creator><creatorcontrib>MORIFUJI TADAHIRO ; ABE YOSHIYUKI ; UEMATSU TOSHIHIDE ; MIYAZAKI CHUICHI ; SHIMAMOTO HARUO</creatorcontrib><description>Grooves are formed on the front surfaces of first and second semiconductor wafers each including an aggregate of a plurality of semiconductor chips. The grooves each extend on a dicing line set between the semiconductor chips and to have a larger width than the dicing line. Thereafter the first and second semiconductor wafers are arranged so that the front surfaces thereof are opposed to each other, and the space between the first semiconductor wafer and the second semiconductor wafer is sealed with underfill. Thereafter the rear surfaces of the first and second semiconductor wafers are polished until at least the grooves are exposed, and a structure including the first and second semiconductor wafers and the underfill is cut on the dicing line.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20141111&DB=EPODOC&CC=US&NR=8883566B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20141111&DB=EPODOC&CC=US&NR=8883566B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MORIFUJI TADAHIRO</creatorcontrib><creatorcontrib>ABE YOSHIYUKI</creatorcontrib><creatorcontrib>UEMATSU TOSHIHIDE</creatorcontrib><creatorcontrib>MIYAZAKI CHUICHI</creatorcontrib><creatorcontrib>SHIMAMOTO HARUO</creatorcontrib><title>Method of manufacturing semiconductor device, semiconductor device and multilayer wafer structure</title><description>Grooves are formed on the front surfaces of first and second semiconductor wafers each including an aggregate of a plurality of semiconductor chips. The grooves each extend on a dicing line set between the semiconductor chips and to have a larger width than the dicing line. Thereafter the first and second semiconductor wafers are arranged so that the front surfaces thereof are opposed to each other, and the space between the first semiconductor wafer and the second semiconductor wafer is sealed with underfill. Thereafter the rear surfaces of the first and second semiconductor wafers are polished until at least the grooves are exposed, and a structure including the first and second semiconductor wafers and the underfill is cut on the dicing line.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLsKAjEQRbexEPUf5gO0cXFJ7aLYWKn1MiQ3GshjSSaKf6-CpYXNPXA43GnDR8gtGUqWAsdqWUvNLl6pIDidoqlaUiaDu9NY_rTE0VCoXpznJzI92L63SK6fL8ybiWVfsPhy1tB-d-4PK4xpQBlZI0KGy0kp1W66brtu_0heHj0-pw</recordid><startdate>20141111</startdate><enddate>20141111</enddate><creator>MORIFUJI TADAHIRO</creator><creator>ABE YOSHIYUKI</creator><creator>UEMATSU TOSHIHIDE</creator><creator>MIYAZAKI CHUICHI</creator><creator>SHIMAMOTO HARUO</creator><scope>EVB</scope></search><sort><creationdate>20141111</creationdate><title>Method of manufacturing semiconductor device, semiconductor device and multilayer wafer structure</title><author>MORIFUJI TADAHIRO ; ABE YOSHIYUKI ; UEMATSU TOSHIHIDE ; MIYAZAKI CHUICHI ; SHIMAMOTO HARUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8883566B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MORIFUJI TADAHIRO</creatorcontrib><creatorcontrib>ABE YOSHIYUKI</creatorcontrib><creatorcontrib>UEMATSU TOSHIHIDE</creatorcontrib><creatorcontrib>MIYAZAKI CHUICHI</creatorcontrib><creatorcontrib>SHIMAMOTO HARUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MORIFUJI TADAHIRO</au><au>ABE YOSHIYUKI</au><au>UEMATSU TOSHIHIDE</au><au>MIYAZAKI CHUICHI</au><au>SHIMAMOTO HARUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of manufacturing semiconductor device, semiconductor device and multilayer wafer structure</title><date>2014-11-11</date><risdate>2014</risdate><abstract>Grooves are formed on the front surfaces of first and second semiconductor wafers each including an aggregate of a plurality of semiconductor chips. The grooves each extend on a dicing line set between the semiconductor chips and to have a larger width than the dicing line. Thereafter the first and second semiconductor wafers are arranged so that the front surfaces thereof are opposed to each other, and the space between the first semiconductor wafer and the second semiconductor wafer is sealed with underfill. Thereafter the rear surfaces of the first and second semiconductor wafers are polished until at least the grooves are exposed, and a structure including the first and second semiconductor wafers and the underfill is cut on the dicing line.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8883566B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Method of manufacturing semiconductor device, semiconductor device and multilayer wafer structure |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T23%3A32%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MORIFUJI%20TADAHIRO&rft.date=2014-11-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8883566B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |