Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution
In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write tho...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | OHMACHT MARTIN GARA ALAN |
description | In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions of data, where more than one speculative thread is running in parallel, while the first level cache does not have any of the versions during speculation. A switch allows choosing between modes of operation of a speculation blind first level cache. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8838906B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8838906B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8838906B23</originalsourceid><addsrcrecordid>eNqNjEEKwkAQBHPxIOof5gGKoiDxqije1bMMa8cMbHaXnUnUH_hsI_gAT910FT0s3vtOnFEM9MhimBJTw4HvaBCM1DIb7i-qYu5JyqhgrqY2iBGH27yfK8lq5NHBk2NXgyR8X1pvknJ0UO0tfamhoYdYTZrgWs8mHQjPvpvEMC4GFXvF5Jejgg778-44Q4pXaGKHALteTmW5KjeL9Xa5-kP5ABCaTEI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution</title><source>esp@cenet</source><creator>OHMACHT MARTIN ; GARA ALAN</creator><creatorcontrib>OHMACHT MARTIN ; GARA ALAN</creatorcontrib><description>In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions of data, where more than one speculative thread is running in parallel, while the first level cache does not have any of the versions during speculation. A switch allows choosing between modes of operation of a speculation blind first level cache.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140916&DB=EPODOC&CC=US&NR=8838906B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140916&DB=EPODOC&CC=US&NR=8838906B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OHMACHT MARTIN</creatorcontrib><creatorcontrib>GARA ALAN</creatorcontrib><title>Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution</title><description>In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions of data, where more than one speculative thread is running in parallel, while the first level cache does not have any of the versions during speculation. A switch allows choosing between modes of operation of a speculation blind first level cache.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwkAQBHPxIOof5gGKoiDxqije1bMMa8cMbHaXnUnUH_hsI_gAT910FT0s3vtOnFEM9MhimBJTw4HvaBCM1DIb7i-qYu5JyqhgrqY2iBGH27yfK8lq5NHBk2NXgyR8X1pvknJ0UO0tfamhoYdYTZrgWs8mHQjPvpvEMC4GFXvF5Jejgg778-44Q4pXaGKHALteTmW5KjeL9Xa5-kP5ABCaTEI</recordid><startdate>20140916</startdate><enddate>20140916</enddate><creator>OHMACHT MARTIN</creator><creator>GARA ALAN</creator><scope>EVB</scope></search><sort><creationdate>20140916</creationdate><title>Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution</title><author>OHMACHT MARTIN ; GARA ALAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8838906B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>OHMACHT MARTIN</creatorcontrib><creatorcontrib>GARA ALAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OHMACHT MARTIN</au><au>GARA ALAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution</title><date>2014-09-16</date><risdate>2014</risdate><abstract>In a multiprocessor system with at least two levels of cache, a speculative thread may run on a core processor in parallel with other threads. When the thread seeks to do a write to main memory, this access is to be written through the first level cache to the second level cache. After the write though, the corresponding line is deleted from the first level cache and/or prefetch unit, so that any further accesses to the same location in main memory have to be retrieved from the second level cache. The second level cache keeps track of multiple versions of data, where more than one speculative thread is running in parallel, while the first level cache does not have any of the versions during speculation. A switch allows choosing between modes of operation of a speculation blind first level cache.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US8838906B2 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Evict on write, a management strategy for a prefetch unit and/or first level cache in a multiprocessor system with speculative execution |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T08%3A07%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OHMACHT%20MARTIN&rft.date=2014-09-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8838906B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |