Code coverage circuitry

Code coverage circuitry

A circuit includes a memory (130) coupled to an analog line coverage circuit (104). The analog line coverage circuit includes a plurality of buffers (151-154) in which each buffer is coupled to one memory location of the memory, a plurality of bin cells (161-164) in which each bin cell is coupled to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TERCARIOL WALTER LUIS, NETO FERNANDO ZAMPRONHO, HADDAD SANDRO A. P, VILELA RAFAEL M
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TERCARIOL WALTER LUIS
NETO FERNANDO ZAMPRONHO
HADDAD SANDRO A. P
VILELA RAFAEL M
description A circuit includes a memory (130) coupled to an analog line coverage circuit (104). The analog line coverage circuit includes a plurality of buffers (151-154) in which each buffer is coupled to one memory location of the memory, a plurality of bin cells (161-164) in which each bin cell is coupled to a buffer, a multiplexer (170), each input terminal of which is coupled to a bin cell, and an analog-to-digital converter (180) coupled to the multiplexer and to an output terminal of the analog line coverage circuit. The analog line coverage circuit stores an analog voltage that is representative of a number of occasions that a memory location is accessed, and outputs a signal indicative thereof. A processor (102) is coupled to the memory and to the analog line coverage circuit, and the processor enables the analog line coverage circuit when the processor is in a debug mode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8811108B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8811108B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8811108B23</originalsourceid><addsrcrecordid>eNrjZBB3zk9JVUjOL0stSkwHMjKLkkszS4oqeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwhYWhoaGBhZORMRFKAIu1Ias</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Code coverage circuitry</title><source>esp@cenet</source><creator>TERCARIOL WALTER LUIS ; NETO FERNANDO ZAMPRONHO ; HADDAD SANDRO A. P ; VILELA RAFAEL M</creator><creatorcontrib>TERCARIOL WALTER LUIS ; NETO FERNANDO ZAMPRONHO ; HADDAD SANDRO A. P ; VILELA RAFAEL M</creatorcontrib><description>A circuit includes a memory (130) coupled to an analog line coverage circuit (104). The analog line coverage circuit includes a plurality of buffers (151-154) in which each buffer is coupled to one memory location of the memory, a plurality of bin cells (161-164) in which each bin cell is coupled to a buffer, a multiplexer (170), each input terminal of which is coupled to a bin cell, and an analog-to-digital converter (180) coupled to the multiplexer and to an output terminal of the analog line coverage circuit. The analog line coverage circuit stores an analog voltage that is representative of a number of occasions that a memory location is accessed, and outputs a signal indicative thereof. A processor (102) is coupled to the memory and to the analog line coverage circuit, and the processor enables the analog line coverage circuit when the processor is in a debug mode.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140819&amp;DB=EPODOC&amp;CC=US&amp;NR=8811108B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140819&amp;DB=EPODOC&amp;CC=US&amp;NR=8811108B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TERCARIOL WALTER LUIS</creatorcontrib><creatorcontrib>NETO FERNANDO ZAMPRONHO</creatorcontrib><creatorcontrib>HADDAD SANDRO A. P</creatorcontrib><creatorcontrib>VILELA RAFAEL M</creatorcontrib><title>Code coverage circuitry</title><description>A circuit includes a memory (130) coupled to an analog line coverage circuit (104). The analog line coverage circuit includes a plurality of buffers (151-154) in which each buffer is coupled to one memory location of the memory, a plurality of bin cells (161-164) in which each bin cell is coupled to a buffer, a multiplexer (170), each input terminal of which is coupled to a bin cell, and an analog-to-digital converter (180) coupled to the multiplexer and to an output terminal of the analog line coverage circuit. The analog line coverage circuit stores an analog voltage that is representative of a number of occasions that a memory location is accessed, and outputs a signal indicative thereof. A processor (102) is coupled to the memory and to the analog line coverage circuit, and the processor enables the analog line coverage circuit when the processor is in a debug mode.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB3zk9JVUjOL0stSkwHMjKLkkszS4oqeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwhYWhoaGBhZORMRFKAIu1Ias</recordid><startdate>20140819</startdate><enddate>20140819</enddate><creator>TERCARIOL WALTER LUIS</creator><creator>NETO FERNANDO ZAMPRONHO</creator><creator>HADDAD SANDRO A. P</creator><creator>VILELA RAFAEL M</creator><scope>EVB</scope></search><sort><creationdate>20140819</creationdate><title>Code coverage circuitry</title><author>TERCARIOL WALTER LUIS ; NETO FERNANDO ZAMPRONHO ; HADDAD SANDRO A. P ; VILELA RAFAEL M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8811108B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>TERCARIOL WALTER LUIS</creatorcontrib><creatorcontrib>NETO FERNANDO ZAMPRONHO</creatorcontrib><creatorcontrib>HADDAD SANDRO A. P</creatorcontrib><creatorcontrib>VILELA RAFAEL M</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TERCARIOL WALTER LUIS</au><au>NETO FERNANDO ZAMPRONHO</au><au>HADDAD SANDRO A. P</au><au>VILELA RAFAEL M</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Code coverage circuitry</title><date>2014-08-19</date><risdate>2014</risdate><abstract>A circuit includes a memory (130) coupled to an analog line coverage circuit (104). The analog line coverage circuit includes a plurality of buffers (151-154) in which each buffer is coupled to one memory location of the memory, a plurality of bin cells (161-164) in which each bin cell is coupled to a buffer, a multiplexer (170), each input terminal of which is coupled to a bin cell, and an analog-to-digital converter (180) coupled to the multiplexer and to an output terminal of the analog line coverage circuit. The analog line coverage circuit stores an analog voltage that is representative of a number of occasions that a memory location is accessed, and outputs a signal indicative thereof. A processor (102) is coupled to the memory and to the analog line coverage circuit, and the processor enables the analog line coverage circuit when the processor is in a debug mode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8811108B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Code coverage circuitry
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T04%3A09%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TERCARIOL%20WALTER%20LUIS&rft.date=2014-08-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8811108B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true