Computing system fabric and routing configuration and description

Computing system fabric and routing configuration and description

A technique for configuring a computing system that allows for multiple computing systems and device populations to be supported by a single BIOS implementation is presented. In one embodiment, the technique includes processing topology map parameters that describe physical connections of a computin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MATTRESS MICHAEL V, WILLOUGHBY BRIAN D
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MATTRESS MICHAEL V
WILLOUGHBY BRIAN D
description A technique for configuring a computing system that allows for multiple computing systems and device populations to be supported by a single BIOS implementation is presented. In one embodiment, the technique includes processing topology map parameters that describe physical connections of a computing system, wherein the computing system includes a plurality of processing nodes; determining routing paths for traffic between the plurality of processing nodes; and determining a population of the plurality of processing nodes. In one embodiment, the determining the routing paths is performed during BIOS build time. In another embodiment, the determining the routing paths is performed during BIOS run time.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8805981B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8805981B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8805981B23</originalsourceid><addsrcrecordid>eNrjZHB0zs8tKC3JzEtXKK4sLknNVUhLTCrKTFZIzEtRKMqHyCTn56VlppcWJZZk5ueBZVJSi5OLMgtAfB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEh8abGFhYGppYehkZEyEEgD39zI0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Computing system fabric and routing configuration and description</title><source>esp@cenet</source><creator>MATTRESS MICHAEL V ; WILLOUGHBY BRIAN D</creator><creatorcontrib>MATTRESS MICHAEL V ; WILLOUGHBY BRIAN D</creatorcontrib><description>A technique for configuring a computing system that allows for multiple computing systems and device populations to be supported by a single BIOS implementation is presented. In one embodiment, the technique includes processing topology map parameters that describe physical connections of a computing system, wherein the computing system includes a plurality of processing nodes; determining routing paths for traffic between the plurality of processing nodes; and determining a population of the plurality of processing nodes. In one embodiment, the determining the routing paths is performed during BIOS build time. In another embodiment, the determining the routing paths is performed during BIOS run time.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140812&amp;DB=EPODOC&amp;CC=US&amp;NR=8805981B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140812&amp;DB=EPODOC&amp;CC=US&amp;NR=8805981B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MATTRESS MICHAEL V</creatorcontrib><creatorcontrib>WILLOUGHBY BRIAN D</creatorcontrib><title>Computing system fabric and routing configuration and description</title><description>A technique for configuring a computing system that allows for multiple computing systems and device populations to be supported by a single BIOS implementation is presented. In one embodiment, the technique includes processing topology map parameters that describe physical connections of a computing system, wherein the computing system includes a plurality of processing nodes; determining routing paths for traffic between the plurality of processing nodes; and determining a population of the plurality of processing nodes. In one embodiment, the determining the routing paths is performed during BIOS build time. In another embodiment, the determining the routing paths is performed during BIOS run time.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB0zs8tKC3JzEtXKK4sLknNVUhLTCrKTFZIzEtRKMqHyCTn56VlppcWJZZk5ueBZVJSi5OLMgtAfB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEh8abGFhYGppYehkZEyEEgD39zI0</recordid><startdate>20140812</startdate><enddate>20140812</enddate><creator>MATTRESS MICHAEL V</creator><creator>WILLOUGHBY BRIAN D</creator><scope>EVB</scope></search><sort><creationdate>20140812</creationdate><title>Computing system fabric and routing configuration and description</title><author>MATTRESS MICHAEL V ; WILLOUGHBY BRIAN D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8805981B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>MATTRESS MICHAEL V</creatorcontrib><creatorcontrib>WILLOUGHBY BRIAN D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MATTRESS MICHAEL V</au><au>WILLOUGHBY BRIAN D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Computing system fabric and routing configuration and description</title><date>2014-08-12</date><risdate>2014</risdate><abstract>A technique for configuring a computing system that allows for multiple computing systems and device populations to be supported by a single BIOS implementation is presented. In one embodiment, the technique includes processing topology map parameters that describe physical connections of a computing system, wherein the computing system includes a plurality of processing nodes; determining routing paths for traffic between the plurality of processing nodes; and determining a population of the plurality of processing nodes. In one embodiment, the determining the routing paths is performed during BIOS build time. In another embodiment, the determining the routing paths is performed during BIOS run time.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US8805981B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Computing system fabric and routing configuration and description
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T21%3A32%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MATTRESS%20MICHAEL%20V&rft.date=2014-08-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8805981B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true